

# TUTORIAL



Part I	Introduction	4
Part II	Creating a simple Schematic and PCB	4
1	Establishing a schematic size and placing titles	5
2	Configuring libraries	
- 2	Designing a schomatic	10
5		
4	Converting to a PCB	
5	Designing a PCB	31
	Preparing to route	
	Autorouting	
	Working with layers	
	Working with vias	
	Net Classes	
	Manual Routing	
	Selecting objects by type/layer	
	Placing Text and Graphics	59
	Copper Pour	
	Locking objects	
	Design Verification	
	Design Information	
	Panelizing	73
	Printing	
6	Manufacturing Output	79
	DXF Output	79
	Gerber Output	
	Create NC Drill file for CNC machine drilling	87
Part III	Creating Libraries	88
1	Designing a pattern library	88
	Customizing Pattern Editor	
	Designing a resistor (pattern)	89
	Saving library	
	Designing BGA-144/12x12	
	Designing SOIC-28 pattern	105
-	Placing patterns	
2	Designing a component library	111
	Customizing Component Editor	111
	Designing a resistor (component)	113
	Designing a capacitor	
	Designing a multi-part component	
	Designing PIC18F24K20	
	Designing VCC and GND symbols	
	Using auditional fields	
	Jihrary Verification	
	Placing narts	
	· ····································	

# Part IV Using different package features

1	Connecting	160
	Working with Buses and Bus Connectors	160
	Working with Net Ports	165
	Connecting without wires	
2	Reference Designators	
3	How to find components in libraries	
4	Electrical Rule Check	179
5	Bill of Materials (BOM)	181
6	Importing/Exporting netlists	
7	Saving/Loading Design Rules	187
8	Spice simulation	188
9	Checking net connectivity	192
10	Placement features	195
11	Fanout	202
12	Hierarchical Schematic	207
13	3D View	214
Part V	DipTrace Links	218

## 1 Introduction

This document allows you to easily get started with DipTrace by designing simple Schematic and its PCB, pattern and component libraries, then trying different package features. Tutorial includes step-by-step design guide and many additional insets, that allow you to discover program features. If you have any questions while learning the tutorial, contact our support staff: <a href="mailto:support@diptrace.com">support@diptrace.com</a>. We will be happy to assist and gladly answer all your questions. This tutorial was created for DipTrace ver. 2.2.0.0 (build September 7, 2011)

# 2 Creating a simple Schematic and PCB

This part of tutorial will teach you, how to create a simple schematic and its PCB (Printed Circuit Board) using DipTrace program.

You will be creating this schematic, using DipTrace schematic capture module: Open DipTrace Schematic Capture module, i.e., go to Start  $\rightarrow$  All Programs  $\rightarrow$  DipTrace  $\rightarrow$  Schematic.

If you run Schematic program first time, you will see the dialog box for graphics mode and color scheme selection.

Graphics	$\overline{\mathbf{X}}$				
Please select preferre color scheme befor "View/Graphics Mode" change these	ed graphics mode and e the first run. Use ' and "View/Colors" to settings later.				
Graphics Mode					
OpenGL					
O Direct3D					
O Windows GDI (slo	w mode)				
Colors					
🔿 White (standard s	cheme)				
Black (comfortable for eyes)					
Color Setup	ОК				

You can select graphics mode that is better for you:

1. Direct3D is the fastest mode for typical Windows PC and we recommend to use it if this mode works on your system correctly and you haven't High-End Graphics System with OpenGL hardware. However this mode also depends on hardware/drivers/versions, so small percent of computers (usually with very new/buggy or very outdated OS/drivers) can have issues with it (artefacts on the screen or some objects disappear).

2. OpenGL usually works a bit slower than Direct3D, however it is more universal for different operating systems and less dependent on hardware/drivers. Also it will be the best choice for high-end engineering/graphics stations with professional OpenGL graphic cards. Anyway you can try both modes on heavy projects and choose the best for you.

3. Windows GDI can be used as alternate mode if both Direct3D and OpenGL don't work correctly with your graphics card. It is much slower but doesn't depend on drivers/hardware/ OS. Also this mode is enough for comfortable work on small and medium-sized projects.

We will use white background as more acceptable for printing this tutorial, you can select the color scheme you want. Also notice that you can change color scheme or define colors you want any time from "View / Colors".

The same dialog box will appear in PCB Layout module. Component Editor and Pattern Editor use color settings of Schematic Capture and PCB Layout accordingly.

Also we will sometimes hide Design manager / Properties panel on the right side to add more design space. But if you have a high resolution and don't have a lack of free space, you can leave it. Select "View / Toolbars / Design Manager" from main menu.

#### 2.1 Establishing a schematic size and placing titles

Establish a schematic size and place a drawing frame: "File / Title & Sheet Setup", select "ANSI A" in the "Sheet Template" box. Then go to the bottom of the dialog box and, check "Display Titles" and "Display Sheet".

Schematics - [C:\Use	ers\Николай\Desktop\uuuu.dch]	
File Edit View Ob	jects Verification Library Tools Help	
0 🖻 🖬 🎒 🕼	ג 🗄 🔏 🕫 🔍 🔍 🔍 🔍 165% 💽 (0,1 in 💽 📐 + 💵 🖊 )	1. 1는 쿡 꾠 🔍 📼 👜 🔳 🔍 🗋
BAT Buzze	ers Cap_ Titles and Sheet Setup Disc_St	ch Disc_SMD 🜗 🔺
64	Sheet Template: ANSIA	Properties
1N3016	Border and Size Title Blocks	
1N3017		
1N3018	Border Margins Print Settings	
1N3019	Left: 0,5 in Title Block Editor	
-13	Right:     0,5     in       Top:     0,63     in   Width: 11 in	
1N3020	Bottom: 0,63 + in Height: 8,5 in	I
1N3021	✓ Zone Information Zone Template: ANSI ▼	Design Manager 🚦 🂵 ጌ
1N3022	Number of Zones: X: 2 Y: 2	
Part 1	✓ Display Zone Border Zone Font	
Place All Parts	Zone Width: X: 0,38 in Y: 0,25 in	
Auto VCC/GND		Parts pipe:
Pattern: DO-13	Apply Settings To: Current Sheet	
	☐ Display Titles	
	Close	1
	Sheet 1	·
		X=-2,3 in Y=2,1 in

Notice, that you can show/hide Titles and Sheet by selecting "View / Display Titles" and "View / Display Sheet" from main menu.

Press "-" button until the drawing frame can be seen. Notice that "+"/"-" or mouse wheel allow you to zoom on the schematic. If a mouse arrow points to the component or to the selected area, you can zoom more precisely by pressing "+" / "-" or scrolling mouse wheel.

5

Also you can change zoom by selecting appropriate value from the scale box on standard panel or simply typing it there.



To enter the text into the title field – move the mouse arrow over that field (it should be highlighted in green), then left-click on the field to see the pop up window with Field Properties dialog box. In that dialog box you can type the text, define the alignment (Left, Center or Right) and Font. In our case, type "Astable Flip Flop", press "Font" button and set the font size to "12". Then click OK to close that dialog box to apply changes. You can also enter multi-line text into the title block fields.



You may zoom on the Title Block by moving the mouse arrow on it and pressing the "+" repeatedly or scrolling mouse wheel. Notice, that you can use "Zoom Window" tool to zoom on the defined rectangle of the design area: click on the "Zoom Window" tool (the third button to the left of the scale box), move mouse arrow to the upper left corner of the area, that you want to zoom on, hold down the left mouse button and move the mouse to the opposite corner and then release the mouse button. To return to previous scale and position, use "Undo Scale" tool (the button on the left side of the scale box).

💐 Schematic																			_		X
File Edit View Ob	jects I	Library	Verifi	atior	n Prog	rams	Help						t n								
0 🗳 🖬 🎒	Q. E	1 ×	B	2	K) (	ж   (	<b>q</b> q	<b>Q</b>	293%	•	0.1 in	•	B	+		٦.	3 7	P	HC-	Щ.	▦
Connector Co	n_Sch	C	)iode		Discre	ete	Disc	_Sch	Disc	_SMD	Displ	ay_Sch	n Opt	o_Sch	Po	ort_So	:h	Spic	е		
	<b>#</b> \$	•		·		•						•				•	· ·	•		•	
<b>Fa</b>		•	• •	•	• •	•	•	• •	• •	•	• •	•		• •	•	•	• •	•	• •	•	
		•	· ·	•	· ·	•		· ·	· ·	•	· ·		 	· ·	•	•	· ·		· ·	•	
DB15F	·						·				• •	•					• •		• •		
DB15M	·			•	• •		·				• •	·					• •	•	• •		
DB25F	i i						·					•				•		•			_
DB25M			· ·				Ċ.	· ·					 								
DB37F												<u> </u>									
DB37M							Α	S	ta	bl	e -	-	<b>iD</b>		-	O	<b>)</b> .				
DB50F	<b>~</b>										<del>.</del> .	•				- I					
Part 1	-						С														
Place All Parts     Auto VCC/GND							s	IZE	F	S	СМ	NC	).				DW	/G	N	D:	
Pattern: DB15F	·			·			•				• •						• •	•	• •		
	_						Ŀ	· ·		•	• •	•	· ·	• •	•		• •	•	• •	•	
⊕ °°°°°°°°°°	€	•			· ·		s	CAI	LE	•			· · ·		•	•	· ·		· ·		
	5	Sheel	1/				<u> </u>					· · ·		· ·							
															X=	:1.3 in		Y	=-2.7 ir	1	

Go to "File" and select "Save As", type in name of the file you want to use and make sure, that it is in the directory you need. Press "Save".

## 2.2 Configuring libraries

Before first using Schematic Capture and PCB Layout, you might want to setup your libraries. Go to Library→Library Setup:

Library Setup	X
Active Get Libraries from Folder C:\Program Files\DipTrace\Lib BAT (BAT) Buzzers (Buzzers) Cap_Nets (Capacitor Networks) Connectors (Connectors (Schematic Crystals (Crystals) Diodes (Diodes (Schematic & PCB) Discrete (Discrete (Schematic & PCB) Disc_Sch (Discrete Surface Mour Disc_SMD (Discrete Surface Mour Displays (Displays) Disp_Sch (7-segment displays) MIC (Microphones) Opto_Sch (Optical System (Schemat POT (Potentiometers) Rectifiers (Rectifiers) Relays (Relays)	All Libraries          No Library File         Actel (Actel)         AD (Analog Devices)         Agilent (Agilent Optoelectronics)         Allegro (Allegro)         Altera (Altera)         AMD (AMD)         AMP (AMP)         Atmel (Atmel)         BurrBrown (BurrBrown)         No Library File         Cypress (Cypress)         Dallas (Dallas Semiconductor)         No Library File         Elantec (Elantec)         Fairchild (Fairchild Semiconductor)         Gennum (Gennum)         Harris (Harris Voltage-Sensitive Resistor)         IDT (Integrated Device Technology)         Infineon (Infineon)         Inmos (Inmos)
	Close

Notice that on the right side you may see a text "No Library File", disregard it and scroll down using the scroll button on the right side of the "All Libraries" box. After scrolling down, you will see all libraries, that came with your software.

DipTrace package has two modes to activate libraries:

1. To get libraries from a specified folder:

This mode is active if "Get Libraries from Folder" box in the upper left corner of the "Library Setup" window is checked. To define the folder with libraries press "..." button on the right side of folder path. Make sure, that you find the "Lib" directory, that came with the program. Later you can point to any other location (for example, you may point to a library named "mylib", which you will create to store your own symbols) but in the beginning, before you become familiar with "Libraries" concept, please follow our suggestions.

2. To activate libraries using the list:

This mode is active if "Get Libraries from Folder" box is unchecked. The list of active libraries is enabled in this mode and you can edit it using the buttons at the right side of this list: "<<" – adds the selected library from All Libraries list, "..." – adds the library from hard drive, "Arrow Up" – moves the selected library up, "Arrow Down" – moves the selected library down, "Del" – deletes selected libraries from Active Libraries list.

Notice that the first mode is enabled by default.

All known libraries are placed automatically to All Libraries list (on the right side of the

dialog box). Also you can add or delete libraries from that list using "Add" or "Delete" buttons.

Close the Library Setup dialog box and all changes, if made, will be applied to the Libraries panel.

If you want to move components from a design to a library, select these components, move a mouse arrow over one of them, right-click, then select "Save to Library". From the "Save to Library" submenu you can add the selected component to active library (shown on the left side of screen) or save them to a different library.

#### 2.3 Designing a schematic

Now, please, change grid size to 0.1 in. you can select it from the list of grids (combo box with "0.05 in" text), or press "Ctrl+" to increase grid size, to reduce it – press "Ctrl-". Hot keys work only if current grid size is listed in available grids. To change list of grids select "View / Customize Grid" from main menu.

Scroll library panel to the right using arrows in the right side of it or display scroll-bar with small bottom-right arrow and scroll. Select a library named "Fairchild". Notice, that you can scroll libraries left and right using arrow buttons on the right side of those buttons.

Scroll down the component list on the left side of the screen, to the transistor 2N4401 and click on it or you can type "2n4401" in the search box over component list and press Enter. That will select a symbol and allow you to move it to the schematic. Move the mouse arrow to the schematic and left-click once to place a transistor on the schematic. Use right click to disable a placement mode. Notice, that colors you have can be different from the ones, seen on the picture.



How to move a symbol around? Hold down the left mouse button on the symbol and move it until you find a proper place for it. If you need to move several symbols you should select them first, then drag-and-drop. To select a single symbol, left-click on it. If you want to select several symbols, press and hold down "Ctrl" button and click on each symbol, that you want to select in your group of symbols. Also you can select the group of symbols using a different way: move mouse to the upper-left corner of the group, hold down the left mouse button, move cursor to lower-right corner and release the mouse button (if the Ctrl key is pressed, the selection will be inverted).

Sometimes it is necessary to change reference designator of the component. So if you prefer to change it, place a mouse arrow over the component and right-click on it, then select a top item from the submenu. When a dialog box will pop up, type in a new designator, we will keep "Q1":

Component RefDes	
Enter Component RefDes	
Q1	
OK Cancel	

We need two transistors for our schematic, so select "2N4401" in the component list again and place it in the design area - the sheet you are working on. Notice that if you changed designator, you don't need to rename the second transistor, because it is done automatically. If you want to rotate the symbol before placing it on the schematic, press Space Bar or "R" button.

Schematics					
File Edit View Obje	ects Verification	Library Tools Help			
🛛 🗅 🛥 🖬 🖾 🔕	🗏 👗 🖻 🛍	$   \  \  \  \  \  \  \  \  \  \  \  \  \$	242% 💌 0,1 in 💌	🔉 + 💵 🆊	116328 - 🖷
Atmel BurrBrow	wn Cypress	Dallas Elantec	Fairchild Gennum	Harris I	DT Infineon 🚺 🖌
2n4401				Pa	irt:
					efDes: Q1
		· 🛱 · · · · ·	<del>.</del>	🗖 🔽	alue:
	<u>.</u> .	<u></u>	a a a a <mark>a m</mark> ila a	· · · T3	ype: 2N4401
2N4401	2		$\mathcal{F}$	A A	dditional:
2N4402		$\left  - \right\rangle$		Pa	art Type: Part 1
2N4403		Q1 <sup>-</sup> • • • • •	Q2	М	arking 1: Default 💌
201100				М	arking 2: Default 💌
20000				· · ·	
2N5087					· u
2N5088				De	sign Manager 🧃 🂵 🕹
2N5089					
All Parts 🗸					
✓ Place All Parts					
Auto VCC/GND					
Pattern: TO-92				· · · Ne	et pins:
	-			· · ·   [	
	<u> </u>	<u>.</u>		🔻	
	Sheet 1	4			
				2	X=-6 in Y=15,1 in

Select a library named "Discrete" on the library panel, find a suitable resistor and place it.

Select RES400, which designates a resistor with 400 mils of lead spacing. By the way, if you prefer a drawing in metric units, select "View / Units / mm" from main menu, however we will keep inches as this is more suitable for our project. For future we recommend to pay attention to active units to avoid mistakes.

🚸 Schemat	tics													• <b>•</b> ×	-
File Edit	View Obje	cts Verific	ation	Library To	ols Help										
🛛 🗅 🚅 🖡	Toolbars		•	<b>က</b> က	ର୍ର୍ ହ	242%	• 0,1	in 🔻	▶ +		<b>4</b>   °L.	3	: 🔄 🗉	- 👜	▦
Diodes	✓ Part Prev	iew		Disc_SMD	Displays	Disp	Sch	MIC	Opto_Sc	h Po	ts_Sch	Р	от		
2n4401	✓ Group Pa	irts								<u>ь</u> Ь	art:				1
	✓ Display H	lint									ofDeer		B1		-
RES14D	Part Mar	king	•			· · ·					alue:				
RES14	Connecti Dia Nuar	on to Bus									une:		BES40	IO	
RES16D		bers			$\langle C \rangle$	<b>k</b>			A	A	.dditional			-	
RES16D	Hide Pov	ver and Gnd		· · · 🗗	<del>-2</del> (17)	.)		· <u>a</u> 2	(FZ-)	F	art Type		Part 1		
RES16	Display T	itles				r · ·			्र	N	1arking 1	:	Defau	t 🖵	
RES22	Display S	heet								N	1arking 2	:	Defau	t 🖵	
	Scale		•										,		
	Line Wid	th													
	Colors Graphics	Mode								D	esign Ma	nager	₿	1	- -
RES4	Units	Mode	•	✓ inch											-
All Darte	L Display (	Orinin	<b>F1</b>	mil			<u>∎_1</u> ∕	$\wedge \wedge^2$	<b>———</b> • • •						
All Parts	Define O	)riain	<b>•</b>	mm	- ·		<mark>.</mark> .	R1 · -							
Auto VC	tt Caid		E11												
Pattern: RE	Grid Size		•							N	et pins:				
	Customi	ze Grid								Г					-
0	<u> </u>														
										-					
		Sheet 1				•			•						
											X=-8,9	in	Y=15,	5 in	1

We need 4 resistors on the schematic. Notice that you can simply place them from a component panel on the left, the same way you placed the Q1 and Q2, but now we will use another method. Select your resistor (move mouse over it and left click) and copy it 3 times. you can use 2 ways to copy this symbol:

1. Select "Edit / Copy" from the main menu (or "right click on resistor / Copy" or "Ctrl+C"), then select "Edit / Paste" 3 times or right-click in the position, where you want to place new resistor and "Paste" from pop-up menu, also 3 times.

2. The second method is named "Copy Matrix". Select your resistor, then "Edit / Copy Matrix" from the main menu (or press "Ctrl+M").

Matrix		X
Columns:	2	
Rows:	2	
Column Spacing	g: 1 i	n
Row Spacing:	0.4 i	n
or	Cancel	1
UK	Cancer	

In the "Copy Matrix" dialog box set the number of columns and rows ("2" columns and "2" rows to get 4 resistors) and spacing (1 inch for columns and 0.4 inch for rows are suitable),



then click "OK". Now you can see 4 resistors:

Move resistors to a proper location on your schematic and rotate by 90 degrees, use a Space Bar or "R" button to rotate selected components. Another method to rotate objects is using "Edit / Rotate" command or right-click on the object and "Rotate" from the submenu.

You can use Shift key for orthogonal moving (by single coordinate only) if necessary.

Notice that you can pan the design with the right mouse button or mouse wheel: move mouse arrow to the design area, then hold down right mouse button or mouse wheel and pan your design to a new position.



In our case RefDes are overlaying pin names. Let's select all resistors and then right click on one of them and select "Properties" from submenu. Choose "Marking" tab in the component properties dialog box. Now lets choose "Justify: Left" in the "Main Marking" section. Press OK.

Schematics		
File Edit View Objects Verification	Library Tools Help	
D 🛩 🖬 🥔 🖪 🕺 🛍 🛍	ା ଦା 🔍 🔍 🔍 266% 💽 🗍 0,1 in 🖵	<u> </u>
Diodes Discrete Disc_Sch	Disc_SMD Displays Disp_Sch MIC (	Dpto_Sch Ports_Sch POT 🚺 🖌
2n4401	Component Properties	Parts:
RES14DIPDT	X: -6,5 in Y: 16,1 in	RefDes:
RES14DIPI	The Maddan I	
RES16DIPB	Main Marking	Additional:
RES16DIPDT	Show: Default	Part Type:
RES16DIPI		Marking 1: Default 💌
RES2200	Justify: Left 🗨	Marking 2: Default
	Main Marking	· ·
	Show: Default 💌	Design Manager 🚛 🏦 🕄
RES400 👻	Justify:	
All Parts 💌	Default	· ·
Place All Parts	mode. "R" or "Sr Bottom	
Palaces DEC 10 10/5 1	Left Right	
Pattern: RES-10.1675.1	Corner Auto	Net pins:
· · · · · · · · · · · · · · · · ·		
	Attached Pattorn	
		🔻
<u>Sheet 1</u> / R4 X=-6.5 Y=16.1	OK Cancel	X=-6.5 in Y=16.1 in

Now we will display component types for the transistors: select Q1 and Q2. And in the "Marking" tab of Component Properties dialog box choose "Show: Type" and "Justify: Corner" in Additional Marking section. This will show type of the selected components. Notice that Reference Designators are already displayed as primary marking, "Default" means using common Schematic settings for the components, so displaying RefDes is a common property.

If you want to edit marking positions, press right arrow button under Main Marking section. The Component Properties dialog box will become wider.

O Schematics								
File Edit View Obje	ets Verification Library Tools Halp							
0 🗳 🖬 🎒 🔍	Component Properties	🂵 🖊 🤼 陆 🖓	🔄 🖭 🏨 🏢					
Diodes Discret	X: -7.7 in Y: 16,1 in ch	Ports_Sch PO	T ()					
2n4401	Main Marking	Part:						
RES14DIPDT ^	Additional Marking	RefDes:	R2					
RES14DIPI	Show: Default V Spacing: 0 in	Value:						
RES16DIPB		l ype:	RES400					
RES16DIPDT		Part Tune:	Part 1					
RES16DIPI	Main Marking	Marking 1:	Default 👻					
RE \$2200	Show: Default 🗨 Spacing: 0 in	Marking 2:	Default 🗨					
	Justify: Left 🗸 Shift: 0 in							
	Use F10 to switch to "move markings"	Design Manager	d 🂵 ใ					
RE \$400 -	mode. "H" or "Space" to rotate marking while moving.							
All Parts 👻								
Place All Parts								
M AUTO VEL/GND								
Pattern: RES-10.1675.1	Attached Pattern	Net pins:						
o o	OK Cancel							
	Sheet 1	- I						
R2 X=-7,7 Y=16,1		X=-7,7 in	Y=16,1 in					

You can show pin numbers by selecting "View / Pin Numbers / Show" if they are not displayed yet. You can also change displaying settings for selected part by the right-click on it and "Pin Numbers" from submenu.

However, if you're not pleased with the location of RefDes numbers, pin names or other text, you can move it around. Select "View / Part Marking / Move Tool" from main menu or press "F10". It is recommended to turn off grid for precise moving – press F11 once. Also you can rotate part markings while moving by pressing "R" or Space key. By the way, "View / Part Marking" submenu allows to change common settings for part markings. Common settings of markings are applied to all schematic parts, except ones with their own settings (in Properties dialog box).

I Schematics	
File Edit View Objects Verification Library Tools Help	
🗋 🗅 🖆 🖬 📇 🖧 🗒 👗 🛍 🛍 🗠 ా 🍳 🍳 🍳 266% 🚽 [0,1 in 🖃 ] ] 🔈 +	- 💷 🛤 ใ 🚬 🧮 🕾 🍩 🕮
Diodes Discrete Disc_Sch Disc_SMD Displays Disp_Sch MIC Opto_S	ch Ports_Sch POT 🚺
2n4401 🦓	Properties
RESIGDIPB 55 85 85 85	
$Res16DIPDT \qquad \qquad Res16DIPDT \qquad Res16DIP$	
RES16DIPI	
RE\$2200	
	Design Manager c≣ ∰∎ ື_
RES400	
All Parts  Place All Parts  Auto VCC/GND  Pattern: RES-10.16/5.1  O  Sheet 1	Net pins:
	X=-7,1 in Y=16,6 in

Now please return grid by pressing F11 again. Note: you may use command "Edit / Undo" or click on the corresponding button in the top of the schematic window if you want to go back to the previous version of schematic. The program saves up to 50 steps. And you may use "Redo" button which is a functional opposite of "Undo". Remember to save the schematic: Select "File / Save" from main menu or click "Save" button in upper-left side. If the schematic is still not saved, then "Save As" dialog box will be opened to define the file name. If the file is already saved, you don't need to type it again, just click "Save" button or press "Ctrl+S". If you need to change filename, for example for backup purpose, select "File / Save As" from the main menu.



Connect the resistor R1 to pin 2 (base) of transistor Q1: place a mouse arrow on the bottom tip of the resistor R1 and left-click. Move the mouse arrow down and right to the base of transistor Q1 and left-click to connect the wire between R1 and base of Q1.

To mirror the transistor Q2, place the mouse arrow over Q2, right-click and select "Flip / Horizontal".



Connect R4 to pin 2 (base) of Q2, R2 to pin 3 of Q1 and R3 to pin 3 of Q2:

Schematics	Come								- • × •
File Edit Vi	ew Objects	Verification	Library Too	ols Help					
🗋 🗅 📂 🖬	<i>8</i> 🖪 🗄	አ 🖻 🛍	∽ ⊂   €	( ସ୍ ହ୍	266% 🗸 🕻	l,1 in 💌 📃 🕻	+	M 1. 陆 🔤	2
Diodes	Discrete	Disc_Sch	Disc_SMD	Displays	Disp_Sch	MIC Op	to_Sch	Ports_Sch PC	
2n4401	<b>#</b> \$							Part:	
RES14DIPD	r 🔺	. <mark>ф</mark> . к. к.	···· 🖓		· · 🛉 ·	· · · · C	p .	RefDes:	Q2
RES14DIPI		·- _ · ·	· · · · +	• • •	· · ·	· · · · · -		Value:	
RES16DIPB		<del>.</del> 50	S	· · · ·	്ള≦്	<u></u>	50	Туре:	2N4401
RE S16DIPD	r .	">	">	•	· ">	<u>ш</u> <	>.	Additional:	 Det 1
RES16DIPI					💊 .			Marking 1:	
RE \$2200						- · · ·		Marking 2:	Default
•		· · · ·	· · ·	· · · ·	· · · · ·	· · · ·	-	Design Manager	
RE \$400	-							Net 0 Net 1	
All Parts	▼ arts	2N44	01 <sub>№</sub>	· · ·	· · · · ·	2N4401	•	Net 2 Net 3	
Auto VCC/	GND		<u> </u>			$\langle \langle \cdot \rangle \rangle$	•		
Pattern: RES-1	10.16/5.1			· · ·			· · ·	Net pins:	
• [		Sheet 1	· · · · ·	· · ·			· · ·		
								X=-6,3 in	Y=15,1 in

If some wires are not straight, you can move parts or wires. This is not important for electrical connectivity but for esthetic pleasure. By the way, if you don't like automatic wire placement feature, you can turn it off in "Place Wire" panel to your right-hand-side. Select "Manual" in "Route Mode" section, or just press "M" quick-access button. You can see "Place wire" panel only when you are in wire placement mode.

Select CAP100RP from "Discrete" library and place it twice.



Flip C2, so the plus sign is on the right side, by placing a mouse arrow over C2, right-click and select Flip $\rightarrow$ Horizontal.

Move capacitors C1 and C2 between transistors Q1 and Q2 with respect to polarities:

Probably, it is necessary to move resistors a little to the top to provide more space for connections. Also select "Q2", "R3", "R4" and related wires by placing the mouse arrow in the upper left corner of these objects, then hold down left mouse button and move to opposite corner – all objects in the rectangle will be selected when you release the left mouse button.



Notice that squares show the selection (colors you have can be different from the ones shown) use right-click to deselect all, if you are in the default mode and double right-click if you are in another mode (first click to disable the mode and the second one to clear selection). Connect C1 (+) to pin 2 of Q1: move mouse arrow to C1 (+) pin, left-click, move to the wire between R1 and Q1, then left-click to connect. Connect C2 in the way, shown on the picture below.



Scroll down the component list in the left side to locate the LED and place two components onto your schematic. Then change reference designators to "LED1" and "LED2" (right click on the part and first item from submenu), rotate these parts by selecting them and pressing "R" key or Space three times. Probably, you'll need to move RefDes a little bit. Then connect LEDs to transistors.



Place a battery symbol from "Disc\_Sch" library. Then change battery RefDes and connect the wires to complete your schematic (see the picture below).



If you want to move existing wire, move the mouse arrow over it (the net should be highlighted and mouse arrow will show possible moving directions), then hold down the left mouse button and move the wire to new position. Notice, that if you are in "Place Wire" mode and click on the existing wire – you start to create a new wire. ("Place Wire" mode is enabled automatically when you try to place wire by clicking on some component pin, also you can put on it by selecting "Objects / Circuit / Place Wire" or the corresponding button on the objects panel in upper side of window). If some objects are not highlighted, when you move mouse arrow over them try right-clicking to turn on the default mode. If you want to delete the wire (node to node connection) move mouse over it, right-click to open submenu, then select Delete Wire. To delete wire segment select "Delete Line" from the wire submenu. Notice that you can use "Undo" to return to the previous version(s) of the schematic.

Add component values: right-click on "R1", select "Properties" from submenu, type "47k" to "Value" field (Main tab). Click on "Marking" Tab and go to Main Marking $\rightarrow$ Show $\rightarrow$ Value, then go to Additional Marking $\rightarrow$ Show $\rightarrow$ RefDes and click OK.

Schematics	reigning a schemate					
File Edit View	File Edit View Objects Verification Library Tools Help					
0288	🛕 🗐 🐰 🛍 🛍 🗠 ా 🔍 🔍 🍳 🍳 200%	💌   0,1 in 💌   🔖 🕂 💷	M l 陆 🖫	🕾 🎟 🗰		
Diodes D	Component Properties	_Sch MIC Opto_Sch F	orts_Sch PO1			
LED	X: -8.3 in Y: 16.1 in	· · · · · · · · · · · · · · · · · · ·	Part:			
AND3		· · · ·	RefDes:	R1		
AND4	Main Marking		Value:	47k		
AND6	Additional Marking	· · · <sup>−</sup> } · · ·   · · ·   ·	Туре:	RES400		
AND8	Show: RefDes 💌	- · · · · · · · · · · · ·	Additional:			
ANTENNA	Justify: Left 🗸	• • • • • • • • • • •	Marking 1:			
			Marking 2:	Value -		
⊷	Main Marking					
	Show: Value 💌		1			
ВАТ	Justify: Right 🗸		Design Manager	d 🂵 📜		
BNC			Net 0			
All Parts	Use F10 to switch to "move markings" mode. "R" or "Space" to rotate marking		Net 2			
Place All Parts	while moving.		Net 3 Net 4			
Auto VCC/GND		× · · · · · · · · · · · ·	Net 5 Net 6	-		
Pattern: N/A			Net pins:			
		<b>* (</b> )				
	Attached Pattern					
	OK Cancel	· · · · · · · · · · · · · · · · · · ·				
R1 (47k) X=-8,3	Y=16,1		X=-8,3 in	Y=16,1 in		

Enter the remaining component values. Notice that you can select several symbols and define Marking Settings for them all by opening Component Properties dialog box only once.



Our battery was placed from library Disc\_Sch. All \*Sch libraries contain only the symbols without patterns (you can preview the pattern in bottom left corner before placing the component). If you want to convert a schematic to PCB you should attach the related pattern first, otherwise the conversion will proceed, but will show you errors, which will have to be corrected anyway. Move the mouse arrow over a battery symbol, right-click to show the submenu and select "Attached Pattern". Add pattern libraries to the dialog box: click "Add" button in the upper-right and select the pattern library file on your hard drive (all standard libraries are located in "<Drive>:\Program Files\DipTrace\Lib" folder). We need "misc.lib" from standard libraries. Now select the library from a library list and "BAT-2" pattern from a pattern list at the bottom-right side of the dialog box. Define pin to pad connections for your component: click on the pin name in the pin table (left side of the dialog box), then type related pad number in the "Pad Number" field or simply left-click on the pad in the related pattern graphics (middle of the dialog box).

Attached pattern	151 151	
Part: B1        Pin     Number       NEG     2       POS     1	Pattern: BAT-2 Side: Top  Clear	Library: Add Clear MISC (C:\Program Files\DipTrace\Lib\misc.lib)
		Pattern:     BAT-2     Search       Number 1:     0     •       Number 2:     0     •       Spansing 1:     0     •
Pad Number: 1 Apply To:	200%     Current Component	Spacing 1:     U     in       Spacing 2:     0     in       Spacing 3:     0     in
	ОК	Cancel

When pin to pad connections are done, click OK.

Note: some symbols may not have the attached patterns (for example VCC, GND or logical connectors – "Net Ports") and that will be shown in "Errors" during conversion to a PCB.

Our schematic is ready to convert to PCB. Do not forget to save it by selecting "File / Save" from the main menu, by clicking on the "Save" button in the upper left side of window or simply by pressing "Ctrl+S".

Also notice that you can print or save the schematic to BMP or JPG file. Select "File / Preview" from main menu, then press "Print All" to print all schematic sheets, "Print Current Sheet" to print the selected sheet or "Save" to produce BMP/JPG file with defined resolution.

#### 2.4 Converting to a PCB

Notice that you can open DipTrace schematic files (\*.dch) from the PCB Layout program But to save your time after creating the schematic simply select "File / Convert to PCB" or press "Ctrl+B" in the Schematic Capture module and the PCB Layout with your project will be opened. In a popup window you can choose to use Schematic rules, or load rules from any PCB layout.



However for Win 98/ME users it is strongly recommended to save your schematic file, close the program, then run PCB Layout and open \*.dch file from there. Incorrect memory sharing in 9x/ME may cause program crash while running several package programs at once. Win NT/2000/XP/Vista/7 users may run several DipTrace modules at once without such problem. Also notice that in case of incorrect exit from the program or if you forgot to save the project, it is possible to recover the latest job by selecting "File / Recover Schematic" in Schematic or "File / Recover Board" in PCB Layout module.



If you plan to use another PCB Layout software to design a PCB or give it to someone else, you can use netlist export feature of Schematic program. Select "File / Export / Netlist" from main menu, then netlist format. DipTrace supports popular netlist formats, such as Tango, PADS, P-CAD, etc. Also this feature is useful to check net structure.

We will use DipTrace PCB Layout module to design a PCB for our Schematic. If you want to hide layers panel and design manager to empty more space for layout press F3 or uncheck "View / Toolbars / Design Manager" item.

Place components according to your preferences and design rules. Moving component around is accomplished by placing a cursor over the component and dragging it to a proper location. Press Space Bar or "R"-key to rotate the selected components by 90 degrees. If you need to rotate components by different angle, select them, then make right click on one of the components and choose "Define Angle" or "Rotate Mode". Rotate mode allows you rotate objects freely using mouse.

It is a good practice to keep power supply components in one area and functional blocks grouped together. If circuit is high frequency, apply appropriate layout rules.

You can also use auto-placement or placement by list to place components after converting to Schematic, however this is not necessary for such simple project. We will try these features in Part III of this tutorial with more complex circuit.

Notice that you can renew the PCB from updated Schematic file and keep component placement and routed traces. Select "File / Renew Design from Schematic" then find and open the updated schematic file. Renewing by components means using hidden IDs to determine

component/pattern links - this will work only if PCB was made directly from Schematic, RefDes may be different. Renewing by RefDes means that component/pattern links are determined by RefDes - in this case PCB can be designed separately, but RefDes should be similar. Upating from Related Schematic means updating by components from the related schematic file (see File/Design Information).

#### 2.5 Designing a PCB

#### 2.5.1 Preparing to route

In PCB layout, make reference designators visible if necessary: Select "View / Pattern Marking / RefDes". This command allows a global RefDes visibility and shows all reference designators on the screen (except for the components with individual settings). If the marking justification doesn't look acceptable, select "View / Pattern Marking / Main / Justify" in the submenu select "Auto" or another mode you want. For PCB Layout Vector font type is strongly recommended, however you can also use True Type fonts for non-English characters (View / Pattern Marking / Font Type).

To define the individual parameters for the selected components: right-click on one of the components  $\rightarrow$  Properties  $\rightarrow$  Marking. Also remember that you can use "F10" or "View / Pattern Marking / Move Tool" to move designators.



Press F12 to optimize configuration of connections.

Let us show you how to change the net structure of our design and how to add/remove connections. This step is not needed for this board, but just to let you know that it's possible:

move the mouse arrow over any pad, right-click, then select "Delete from Net" and the pad will be deleted from the net.



If you would like to add some pad to the net without creating connection (for example you don't want to search the design for other pads of that net) move the mouse over that pad, right-click and select "Add to Net / Select from List".

Now move the mouse arrow over this pad, left-click, then move mouse to any other pad and left-click on it. You have built the pad-to-pad connection (should be a blue line). If you can't create such connection, probably you are not in default mode, so right-click to disable the mode you are in. To delete existing connection simply try to create it repeatedly and select "Delete Connection" from the submenu shown.

Also you can edit the structure of nets from the connection manager. To open it, select "Route / Connection Manager" from the main menu and you can create new nets and add/delete pads to/from nets.

Connection Mana	ger		×
Net: Ne	t O	•	+ 🗙
Net Pads:			
Component		Pad	
BT1		1	
R1		В	
R2		В	
R3		В	
R4		В	
Add to Net:			Delete
Add to Not.			
Component:	BT1	-	Add
Pad:	1	-	
	ок	Cano	el

If you have changed the structure of nets please press "Undo" until the design structure is restored. By the way, if you lose the design or schematic, because of incorrect exit from the program, use "File / Recover Board" in PCB Layout and "File / Recover Schematic" in the Schematic Capture to recover the latest project.

To protect net structure from accidental change it is possible to use "Route / Lock Net Structure" option.

Notice that we haven't determined the board outline yet. When using the autorouter, the routed area (board polygon or rectangle for simple boards) is created automatically. But in many cases we require a fixed board size and must define it before the component placement and routing. To do that, select "Objects / Place Board Outline" or the corresponding button on the routing toolbar in the upper side of the screen, then place the board outline polygon by clicking in the key points, right-click in the final point and select Enter.

Notice that you can build arcs in board outline by selecting "Arc Mode" after right-click. To insert the point after completing board outline move the mouse over point-to-point segment then drag-and-drop. When you right-click on the point of board outline the submenu shows where you can make an arc with current middle point or delete the point from board outline. Also notice that point coordinates are shown as hint when the cursor is placed over the board outline point.

33

PCB Layout - [D:\Vlad\tutorial thing.dip]	and the second second	- • • × •			
File Edit View Objects Placement Route Verification Library Tools Help					
🗋 🗅 🚅 🖬 🎒 💁 🖪 30 👗 🛍 🛍 🕫 👓 🗠 🔍 🍳 🍳 🔍 303% 🔽 0.006 in 🔽 🗼 🐨 🕂 🏥 T	op Side 🖵 👫	ō 🗛 o 🔀			
🔪 🔿 🗖 🗖 🔿 📣 🕼 🔛 🔛    Top Assy 🔄    🛰 🦧 🎾 🎰   🕨 🗃 😒   💖 🔠   Top (1) 🔄	· • • •	Ē			
GENERAL BGA DIP_P CAP_SMD CQFP CRYSTAL DIODE DIP DIP_P	IND_SMD	• •			
A	Layers Objects Pro	operties			
	Component:				
I∎∏⊒ I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIII	RefDes:	R2			
	Value:	4k			
SOIC-8/150mil 윤 왕 양 동	Туре:	RES400			
	Pattern:	RES400			
	Additional:				
	X:	-1,502			
SOIC-8/300mil	Y:	1,702			
soic-14/150mil 01 02 C2 C1	Angle:	90			
SOIC-14/209mil	Marking 1:	Default 💌			
SOIC-14/300mil	Marking 2:	Default 💌			
SOIC-16/150mil + +					
SOIC-16/209mil	Design Monogor				
SOIC-16/300mil	Design Manager	C			
	Net 3	<b>^</b>			
SOIC-20/209mil	Net 4 Net 5	-			
SOIC-20/300mil	Net pins:				
SOIC-24/209mil					
SOIC-24/300mil v (					
	X=-0,226 in	Y=0,205 in			

Also, you can define the board key points and/or size from the Board Points dialog box. To open it, select "Objects / Board Points" from the main menu.

Board 🛛 🛛				
Points 1 - X=0.5; Y=1.7 2 - X=1.9; Y=1.7 3 - X=1.9; Y=0.25 4 - X=0.5; Y=0.25	X: 0 in Y: 0 in Marc			
	Add Insert Delete			
Create Rectangular Board Create Circular Board Create RoundRect Board				
Width:  U in Height:  U in Radius:  O in OK Cancel				

In this dialog box you can Add, Insert and Delete the key points. The coordinates can be shown and edited in the absolute or incremental mode. If you check "Arc" box for some point, that point will be the middle of arc and neighboring points – start and end of it. For rectangular boards, check "Create Rectangular Board" box and simply define the first point (base), width and height of the board. It is also possible to make circular board and rectangle with rounded corners. Then click OK to apply changes or "Cancel" to close the dialog box. Notice that you can use "Objects / Delete Board" from main menu if you want to delete the board.

Notice that origin of our design is not defined yet. By default the program places the origin in the center of screen and doesn't display it. To display the origin select "View / Origin" from main menu or press F1. Now the origin (two blue lines) is displayed, however its position is not correct for our board, so select the origin tool in the top of screen near Arrow button (it shows "Define Origin" hint) and left-click in the bottom left corner of the board outline.



All coordinates in the program will be displayed and edited relative to the origin. Also you can change its position at any time.

Notice that all patterns have their own origin you can define in Pattern Editor – we will do that while designing the library. Actually component coordinates are the position of pattern origin. It will be displayed while placing the pattern or opening schematic if differs from the pattern center point. To show or hide the origin of selected patterns, right-click on one of them and select "Pattern Origin" from the submenu.

#### 2.5.2 Autorouting

Now it is time to route your board. DipTrace has a high quality shape-based router, one of the best on the market today. Also there is a grid router for simple PCBs and routing single-sided boards with jumper wires. Most of the time, a simple PCB like the one shown, can be routed on a single layer (bottom side), which obviously presents many benefits for prototyping, like efficiency and speed of having a finished prototype. The traces might be a bit longer on a single sided PCB than on two-sided, but that wouldn't have a significant effect on most designs.

In main menu we pick "Route / Current Autorouter" and choose Shape or Grid router.

First you need to setup the router: go to "Route / Autorouter Setup".

In the Shape Router setup dialog box go to "Settings" tab, check "Use Priority Layer Directions" box, select "Top" in the list of layers and set "Direction: Off" for it. Also it is
possible to autoroute single layer PCBs with jumper wires (with Grid Router, "Allow Jumper Wires" box). In our case, the board is simple and we can route without jumper wires, using Shape Router.

🧇 PCB Layout					_ <b>D</b> X
File Edit View	Objects Placement	Route Verification Library Tools Help			
🛛 🗅 🖨 日 🗐	🗟 📃 3D   👗 🖻	🛍 🗠 🖂 🍳 🍳 🔍 200% 💽 🛛	),05 in 💌 📙 🔓 📺	🖞 🕂 📋 🕇 Top S	Gide 🔽 🛤 💿
$\  \setminus \neg \Box \Box \Box <$	🔿 🔿 🔨 💧 Abc 🕻	🖠 🛛 Top Assy 🔄 🚽 🛰 🙈 🎾 🎰 📄	) 🖬 😒 😻 🞬	Top (1) 🗨	🔤 🛱 🙀 📑
Vlad's GEI	NERAL BGA	DIP_P CAP_SMD CQFP CR'	YSTAL DIODE	DIP	DIP_P
	<i>#</i>	Shape Router Setup		Layers Objects	Properties
	<b>^</b>	Routing Mode: Settings V Set I	By Default		ssy
		Schedule Settings Fanout		Top M	lask
DIP-10				🗸 📕 Top P	'aste
DIP-11(26)/900mil		Grid Via: 4E-6 ir	n	🗸 📰 Тор	(1)
DIP-12(14)		Grid Wire: 4E-6 in	n 📕	Bottor	n (2)
DIP-12(14)V				Bottor	n Paste
DIP-12(24)		Via Cost: Standard	-	Bottor	n Mask
DIP 12(21)		Pad Wire Necking		Bottor	n Assu
DIP-13(14)		Count Filled Copper Pours		Board	Outline
DIP-13(16)		▼ Use Priority Layer Directions			
DIP-14		Laver Priority		+" 🖬 👘	Contrast 💌 🔳
DIP-14(16)		Top Off		Design Manager	/i 🖪 👟
DIP-14(16)/TP		Bottom Vertical			<u>v≡  <b>1</b></u> , p
DIP-14(16)V					
DIP-14(24)/600mil					
DIP-14/L20.4		Direction: Off	<b>-</b>	l.	
DIP-14/L21.1				Component pins:	
DIP-14/L22.6		OK Cancel	1		
DIP-16					
DID 46(24)	<b>▼ 1</b>		Þ	1	
				X=0,922 in	Y=1,578 in

Press OK to apply changes.

Then select "Route / Route Setup". In the dialog window you can change default trace width and clearance between traces and default diameter of vias. Or you can press "All Classes..." and "All Styles..." buttons to access Net Classes and Via Styles windows respectively, where you can edit more parameters. How to work with net classes and via styles we will show later.

🎄 PCB Layout		<b>- -</b> X
File Edit View Objects	Placement Route Verification Library Tools Help	
🛛 🗅 🖨 🖬 🎒 🗋	3D   🐰 🗈 💼 🖉 🗠 🍳 🍳 🔍 200% 🖵   0,05 in 🖃   🔖 📷 +   🏥 Top Side	- M 🔹
$\  \land \neg \Box \Box \Box \bigcirc \bigcirc \land$	🗸 🛆 Abic 🔜   Top Assy 🔄   🛰 🦧 🎾 🎰   🕨 🖻 😒   💖 🎬   Top (1) 💽   🌆 📴	8 🦉 🖻
Viad's GENERAL	BGA DIP_P CAP_SMD CQFP CRYSTAL DIODE DIP DIP_	P ( ) 4
<b>#</b>	Route Setup	erties
DIP-10 DIP-10 DIP-11(26)/900mil DIP-12(14) DIP-12(14) DIP-12(24) DIP-13(14) DIP-13(16) DIP-14	Traces and Vias Settings   Traces (Default class) Top Silk   Template: None   Trace Width: 0,012   Trace Clearance: 0,012   All Classes Bottom Mail   Vias (Default style, thru-hole) Bottom Ass   Outer Diameter: 0,02   in Board Outi   Hole Diameter: 0,02	(1) (2) ste sk : : : : : : : : : : : : : : : : : :
DIP-14(16)/TP	All Styles Design Manager	d 🚺 💊
DIP-14(16)V		
DIP-14(24)/600mil	Copper to Board Uutline: U,U1 in	
DIP-14/L20.4	OK Cancel Component nine	
DIP-14/L21.1		
DIP-14/L22.6		
DIP-16	▼	
	X=1,138 in Y	/=1,591 in

In this case we used 0.012 inch traces, but they can be thinner or wider. Press OK.

Now it's time to route your board: "Route / Run Autorouter". The board will be routed. And you'll get something like this. Actually, your layout doesn't have to be exactly like the one shown, so don't be confused if you are a rookie to Diptrace and some routes doesn't coincide with the picture.



The DRC (Design Rule Check) runs automatically after autorouting. If there are some errors it will show them (red and blue circles). Please correct the errors and rerun to DRC by selecting "Verification / Check Design Rules" from main menu or press corresponding button in upper side of the screen. To change the design rules select "Verification / Design Rules" from main menu. To hide red circles select "Verification / Hide Errors". Also you can disable the DRC after autorouting, simply uncheck corresponding box in "Route / Current Autorouter" from main menu).

Notice that if you want to finish your project faster, you can skip all topics until <u>"Printing"</u> 77, because your PCB is ready to output. But if you want to learn some features of PCB Layout (that can be learned with this design and probably are useful for your further projects) we recommend not to skip it.

# 2.5.3 Working with layers

The traces you saw right after Autorouting were gray, because they are placed on the bottom layer, while the Top layer is active. So we need to choose a Bottom layer. Please, look at the right side of the screen. There you can see Layers control panel, where you can choose another active layer by double clicking on it. There are hot keys, noted in the brackets next to the name of each layer, or you can use "T" and "B" for top and bottom layers respectively. We double click on bottom layer (or press 2) to make it active

It's also possible to change the active layer in the list box near DRC control buttons, just find what fits you.



If you want to add a new layer, go to "Route / Layer Setup" and press "Add" button. In popup window you can specify all the properties of the new, layer - it's name, type and color. If you choose Plane type, you can connect layer to one of your nets, usually it is Ground or Power, however in our case it is unconnected to any net yet. You can also specify details of plated holes by pads, or choose a fixed ring and set it's size.

Press "Close" button.



Our new Tutorial layer will appear on the layers panel between Top and Bottom layers. It's possible to change places of layers. Just create one more layer and right click on it. In submenu you press "Move up" or "Move down" buttons to change layer's location. Notice that Top and Bottom layers can't be moved.



There are some quick-access buttons on the layers panel: first from the left - "Add Layer", second – "Layer Properties", third is a drop down menu of layer display mode. Remember to use 1,2,3,4 e.t.c. buttons to get access to the layers you need quickly.

It's also easy to see how looks a bottom side of your PCB - pick "View / Mirror" in the main menu.

#### 2.5.4 Working with vias

Diptrace has two types of vias: usual vias (we call them trace vias), which are technically parts of traces and appear automatically when you move trace segment to another layer and static vias, which are similar to pads and have much more variable properties. All vias are organized to Via Styles.

We will experiment with Blind/Buried vias.

Let's go to "Route / Via styles" and press "Add" button. New via style will appear under Default one. We make a left click on the new style and type in it's name. Then we change it's type to Blind/Buried and specify the layers involved. In our case we make blind vias from top layer to tutorial layer and press OK. Remember, that there can't be blind vias on board with only two layers.

PCB Layout - [D:\Vlad\tutorial thing.dip]	
File Edit View Objects Blacement Route Verification Library Tools Help	
📗 🔪 🗋 🖸 🖸 🗛 🖓 🖓 🗛 🖾 🔤 🛛 🗖 🖓 👘 🕨 🐨 🐨 👘 🕨 🐨 👘 👘	utorail Laye 🗾 📴 🛱 😳 📑
Vlad's GENERAL BGA DIP_P CAP_SMD CQFP CRYSTAL DIODE	DIP DIP_P 🚺 🖌 🖌
	Layers Objects Properties
via styles	
Default (0) Tutorail Via Style	V Top Mask
BGA-144/12x12	V Top Paste
RES-400 Type: Blind/Buried v	🗸 🗾 Top (1)
SOIC-28	V Tutorail Layer (2)
	Bottom (3)
Layer 2: Tutorail Layer	Bottom Paste
Outer Dispeter 0.000	Bottom Mask
	Bottom Silk
Hole Diameter: 0,02 in	
	🕂 🛃 🛛 Contrast 🔍 🔳
Add Delete	Design Manager 🙀 🖛 🗨
	RT1-BAT
	C1 - CAP100RP
	IEN1-IEN
	Component pins:
	X=0,325 in Y=1,544 in

After creating new via style, let's unroute one of our nets (it will help us to show you, how to work with DipTrace features) and place a Trace via. Return to bottom layer, then right click on the net, you want to unroute, and press "Unroute net". Now we will manually route one of the net's segments. In main menu go to "Route / Manual routing / Add Trace". Then left click on one pad and the route starts to appear on the board. Let's create a part of the route to some point between two pads, then left click again to set the part of the route and right click. You will see a submenu, please choose "Segment Layer / Top" (if you're routing on the bottom and vice versa).The trace via will appear automatically and we can continue route to another pad and press left mouse button again.

Now it's time to work with via styles. Please add another via style with through-hole vias of bigger diameter than default (just to see difference on the board). We continue manual routing further and make one more trace via. Notice, while routing you'll see a Manual routing properties panel on the right side of the screen. In the drop down Via Styles menu you can choose, which of via styles will be used. "Auto" means, that Diptrace will use via style that takes less space on the board, than others. In this case we've chosen via style with a big vias (Tutorial Via Style2), created a trace via and finished trace.



To create Static via on our PCB - go to "Objects / Place a Static Via", or you can make a Static via from a trace via - just right click on the trace via and choose "Convert to static" and specify, which vias to convert: Current via, Selected segments e.t.c. Static vias are, basically, like pads.

Notice, if you change the parameters of via style, all vias of that style, that are already on the board will automatically change too.

We can also right click on any Static or Trace via and check "Via properties" in a drop-down menu. In a simple window we can change style, type, diameters of the via and apply it to current or selected vias or to the selected nets. Press OK. If there is no via style with the parameters you entered, DipTrace will ask if you want to create a new via style.

A			
PCB Layout - [D:\Vlad\tutorial thing.dip]			
File Edit View Objects Placement Route Verification Lib	rary Tools Help		
🗋 🗋 🗃 🛃 🗐 🐧 🗒 🗂 🗃 🛍 🛍 က က 🔍 🔍 🔍	🔍 835% 🔻 0,05 in 💌	🗟 🐨 🕂 🚺 To	p Side 🛛 🗸 🏘
	~ R > 🖆 🕨 🦉	Bottom (2) 👻	
Viad's GENERAL BGA DIP_P CAP_SMD	CQFP CRYSTAL DIO	DE DIP	DIP_P
<b>#</b>		Layers Objects P	roperties
		Static Via:	
		×	0,4
		Y:	1,2
BGA_144/12x12	es 🔼	Via Style:	Tutorail Via 👻
Via Stul	a: Tutorail Mia Stulo	Туре:	Through
RE5-400 · · · · · ·		Layer 1:	Тор
SOIC-28	Through	Layer 2:	Bottom
i i i i i i i i i i i i i i i i i i i		Outer Diameter:	0,039
· · · · · Layer 1:	Тор 👻	Hole Diameter:	0,02
Layer 2:	Bottom		
Outer Di	iameter: 0,039 in		
Hole Dia	ameter: 0,02 in	Design Manager	d 🚺 %
Apply To	o: Current Via 🗸	BT1 - BAT C1 - CAP100RP C2 - CAP100RP	*
	OK Cancel	Component pins:	
	· · · · · · · · · · · · · · · · · · ·	1	
StaticVia1 X=0,4 Y=1,2		X=0,4 in	Y=1,2 in

You can convert Static vias back to trace vias. Right click on the static via and choose "Convert to Trace Via" and then choose which vias to convert. Notice, if you placed a static via directly, you can't convert it to trace mode.

Now please press Undo several times to return the board to the state it was right after autorouting.

#### 2.5.5 Net Classes

For convenience all nets on the PCB can be organized to Net Classes. Like Via Styles, that we described in previous subsection, Net Classes have certain sets of parameters that can be applied to nets with nearly one click. You can use net classes while working with both autorouter and manual router. Notice that parameters of net classes should be specified before running autorouter.

First, we need to unroute our PCB, go to "Route / Unroute All" in main menu. Then select "Route / Net Classes". In the popup window you'll see that only Default net class is available and all nets belong to this class. To add a new class, please press "Add" button and the new net class will appear in the list, right under Default. Just left click on it and you can type in it's name. In the "Class Properties" tab you can specify parameters of the traces and clearance between them. In our case, we will enter trace width of the new net class significantly different from the default, to show you how it looks on the board. If you uncheck "All Layers", the list under the checkbox will become active and you can specify different parameters of the traces on each layer.

If you uncheck "Use All Styles" in Via Styles section of the window, you can choose which Via Styles will be used in this net class. Just press "<<" and ">>" buttons to add or delete via styles from the list of active. "..." button allows you to preview the parameters of each via style.

Net class doesn't have any sense without nets. So we're going to add some. In the right part of Net Classes dialog window you can see list of nets and the class they belong to is in the brackets. In our case it is Default. Just choose one or several nets with a Ctrl or Shift buttons and press arrow up to add them to the class.

"Clearance Details" button allows you to set clearances between different objects and by pressing "Class to Class" button you can specify clearance between nets of different net classes. Class to class clearance is used by DRC only and has priority over net class clearances. Press OK button.

🚸 PCB Layout - [D:\Vlad\tutorial thing.dip	•]	×
File Edit Net Classes	A COLORADO DE C	
Net Classes	Name:       Tutorial Net Class         Type:       Normal         Class Properties       Autorouting         ✓ All Layers       Trace Width:       0,04       in         Top Tutorial Layer Bottom       Min. Width:       0       in         Max. Width:       3,937       in         Clearance:       0,012 <sup>×</sup> in	Class Nets: Net 0 Net 3 Net 4 Net 5 Net 6 All Other Nets:
Add Delete Class to Class	Clearance Details         ✓ Use Clearance in DRC         Trace Length Limits         Min:       in         Max:       in         Via Styles       All Styles:         Use All Styles       All Styles:         Tutorial Via Style (0)       <         Via Style 2         >>         Default       Tutorial Via Style?         Tutorial Via Style 2         >>         OK       Cancel	Net 7 (Default)     aste       Net 8 (Default)     aste       Net 9 (Default)     k       sy        trast        trast        Y=1,263 in

Now you have two different Net Classes, some nets belong to Default class, and some nets – to Tutorial Net Class. Now let's make autorouting of the PCB. In main menu select "Route / Run Autorouter" or just press Ctrl+F9 and you'll get something like on the picture below. Traces on the PCB have different width, because they belong to different net classes with different parameters.



Now lets' unroute board again, and transfer all the nets from the Tutorial Net Class to Default. Then make Autorouting and you'll get the board with traces of same width. Tutorial Net Class still exists, but it doesn't have influence on the current board, because it has no nets.

You can also use net classes while making manual routing. Choose the Bottom layer. After that - left click on one of the nets and you'll see the Net Properties panel to your right-hand side. In Net Class drop-down list change net class to Tutorial Net Class. Then right click on the same net and in submenu press "Unroute Net". After that go to "Route / Manual Routing / Add trace". Now you can left click on one of the pads and draw a trace to another pad and left click on it to create a segment. you'll notice that trace is much wider, because it is in another net class, then other traces.



However, we don't need that diversity on the board, that's why please undo several times to get board to the state right after autorouting.

#### 2.5.6 Manual Routing

For our simple project we have the final version of routed board using the autorouter, but for more complex projects, to get the best results, you will probably need to do a manual correction after autorouting or route the board manually from the beginning.

Let's try to edit existing traces. First, make sure, that active layer is the one you need. In our case we need a bottom layer, so just press "B" hot key to activate it. Then move a mouse arrow to one of your routes, left click on it and move route to another location without releasing left mouse button. Then release the button and set route on the new place. You can notice that "Edit traces" tool has become active, but you can move traces only with 45 or 90 degrees angles.

DipTrace has another trace editing tool with more capabilities. Go to "Route / Manual Routing / Free Edit Trace" or select corresponding button on the Route toolbar. Now you can edit traces freely.

Don't forget to change grid size if you need. you can do that on standard toolbar, or with "Ctrl+" and "Ctrl-" hot keys. To configure list of available grids select "View / Customize Grid" from. You can also hide grid with F11 button.

Remember, if you don't know which tool you are working with, just make couple right clicks



on free part of the board and DipTrace will return to default.

Any routed net is divided into traces and segments. Trace is the route between two pads of the net and segment is the route between two nodes. Node is a point on the route which divides traces to segments. In DipTrace you can move existing nodes, add new ones, or delete them. This gives more opportunities while editing traces. To add node – right click on the trace segment and press "N" hot key.

If you don't need some node any more, you can delete it – right click on the node and choose "Delete node" in submenu. In the same submenu you can change name of the net, select color, change width and layer of the net, trace, or segment.

PCB Layout - [D:\Vlad\tutorial thing.dip]	9			- 0	x
File Edit View Objects Placement Route Verification Library Tools He	心 "Net U"				
🗋 🗅 🚅 🔚 🎒 🐧 🗏 3D 👗 🛍 🛍 🕫 👓 👓 🔍 🔍 🍭 🍭 317% 💽	🔒 Lock Selected	Ctrl+L	Top Side 💌 🏄	) 💿 🗛	0 💋
🛛 🔪 🗋 🔘 🔷 🔨 🍐 Absc 📓 Top Assy 💽 🛛 🗞 🦧 🎾 🎰	Arc Add Node (N)		- 0 # 9		
Viad's GENERAL BGA DIP_P CAP_SMD CUFP	Delete Node		DIP_P		
<i>d</i> 4	Segment Width (W)		Layers Objects Pro	perties	
BGA-144/12x12	Trace Width		Net:		
RES-400	Net Width	· ·	Net Name:	Net 0	
	Segment Layer		Route Mode:	Ratlines	
	Trace Layer		Net Class:	Default	-
	Net Layer		Net Color:	By Layers	-
SOIC-28	Net Color		Segment Width (W):	0,02	
	Show Trace Length		Trace ) (idth:	Bottom	-
	Unroute Segment Unroute Trace Unroute Net Cut Copy X Delete Via Properties Net Properties	Ctrl+X Ctrl+C Del	Design Manager BT1 - BAT C1 - CAP100RP C2 - CAP100RP LED1 - LED LED2 - LED R1 - 2N4401 Component pins:		с — Ш + 2
			1	-	
Net 0			X=0,839 in	Y=0,008 in	1

You can also move existing net, trace or segment to another layer. Just right click on the net and select what function you need to do. In our case we will change layer of the segment. Right click on any segment of the net and in the submenu, that appears, choose "Segment Layer / Top" or press "Segment Layer" list box in Net properties panel to your right side.

DipTrace automatically created two trace vias. Remember, you can choose several segments of same or different nets with Ctrl or Shift buttons and change their properties at a time.



Now change current layer to Top, right click on that segment and move it back to bottom layer. Then return to bottom layer again.

Now it's time to manually route the net, so right-click on one of your nets, then select "Unroute Net" from the submenu. Notice that "Unroute Net" command from net submenu is applied to all selected nets; in our case there are no other selected nets and only the net you clicked will be unrouted. Then select "Route / Manual Routing / Add Trace" from the main menu or corresponding button on the Route Panel.

Now you see the Manual Routing Panel to your right-hand side. Remember the net class should be defined before routing, in the Net Class window ("Route / Net Classes..."). In our case, the net we want to route belongs to Default net class. Even if we will choose another net class in listbox on Manual Routing panel, the net will be routed with Default net class parameters. But if we will create the new net it will belong to the net class we've chosen and will be routed according to it's parameters.

In "Route Mode" drop down list we can specify the group of segments we need, so we can easily select the current segment not from the entire list of all segments available in DipTrace, but from the list of segments of one mode. We can customize our own route mode.

For our PCB we will choose Arcs/Curves mode, then left click in "Current segment" field and in submenu choose 3-point Arc segment. Then left click on one of the pads of unrouted net (this will be the first point of the arc), then left click on some point between two pads, but higher than the blue line of the net (this is the second point).



Then move mouse arrow to second pad and left click on it. you will see an arc.



While manually routing the PCB, we can choose which networks to be highlighted. If we highlight only current net no other nets will glow, even if we'll touch them with the new trace.

Notice that there are hot keys that will make manual routing really easy and quick. "M" – switch between routing modes, "S" or "Space" – change current segment, "W" – set the width of the trace, "T" – switch to Top, "B" – switch to Bottom, "L" – segment layer, "J" – switch to jumper wire or back (if you are in Bottom layer, the jumper wire will be placed to Top side, if in Top – then it will be placed to the Bottom side), "A" – angle step, "H" – highlight net, "1" – "0" in the top of keyboard – switching between layers (up to 10). While routing, you can undo by pressing "U" button.

Now please Undo (Ctrl+Z) several times to get the PCB layout after autorouting.

# 2.5.7 Measuring trace length

Current project doesn't require such measuring because it is simple and low-speed, however if you make high-speed circuits, video devices, etc. trace length becomes important.

First of all notice that hint of each trace includes its length by default – this can be helpful however is not enough to check trace length in real-time with ease.

Now please select several traces (you can use usual box selection or Ctrl key to select exactly what you want). Right click on one of selected traces and choose "Show Trace Length" from the submenu.



You will see small boxes with trace length near all pads of selected nets, they are also highlighted while you move mouse over the trace. Values are shown in current units (inches in our case) and are changed in real-time while you edit the trace.



Now please hide trace length using net submenu (select the same item) or Undo function.

# 2.5.8 Selecting objects by type/layer

Sometimes it is necessary to select all objects of one layer or only components, only nets, etc. With this layout it is very easy using mouse and Ctrl key, however for complex layouts it can be a very hard task. Now please select "Edit / Edit Selection" from main menu.



First we will select all components of our layout, check components box and click OK. This is simple example, however, usually we need more complex selections. Now our task is to select only unconnected vias in defined area. Deselect components by right click on empty place. Then place several vias and connect some of them to nets: in default mode right click on the via when its highlight is red, then on the pad that belongs to net. Define area using box selection (move mouse cursor to Upper-Left corner, hold down left button, move to Bottomright and release button). This box represents area where we plan to select vias, so we will not include all vias of layout to it. Notice that we are in bottom layer which is blue, so if you have any troubles with connecting vias, please switch to bottom and see what "highlight" means.



All objects in our area are selected, however we need only non-connected vias. Open "Edit / Edit Selection" and choose "Mode: Keep Selected", check only "Vias" box (other boxes should be unchecked) and "Not Connected" in the combo box to the right from "Vias".

PCB Layout - [D:\Vlad\tutorial thing.dip]	and the second s				
File Edit View Objects Placement Ro	Edit Selection	×	1		
	Mode: Keep Se	lected 💌	} <sup>™</sup> -	⊢ 🚺 Top Side	M ◇ A
GENERAL BGA DIP_P C/	Objects Components	Ali	<u> </u>	DIP_P IND_SM Layers Objects F	ID • • •
	Traces	All 🔽		Components: RefDes:	
	🗖 Pads	All		Value: Type:	
SOIC-8/150mil	🔽 Vias	Not Connected -		Pattern:	
SOIC-8/209mil	Mt Holes			Additional: X:	
SOIC-8/300mil	Copper Pour	All Layers 🗨		Y:	
SOIC-14/150mil	🗖 Shapes	All		Angle: Marking 1:	90 Default
SOIC-14/209mil		All Layers 🚽		Marking 2:	Default 👻
SOIC-16/150mil	🗖 Text	All			
SOIC-16/209mil				Design Manager	di 🖪 %
SOIC-16/300mil	l ables			BT1 - BAT C1 - CAP100BP	
SOIC-18/300mil	Board Outline			C2 CAP100RP	•
SOIC-20/300mil		All		. Component pins:	
SOIC-24/209mil	ОК	Cancel			
				X=-1,828 in	Y=2,038 in

Click OK and only non-connected vias are selected now. Next step, for example, is connecting them to some net at once. Usually, this is necessary for connecting ground net to planes/copper pours. Right click on one of selected vias, when it is highlighted in red and choose "Add to Net / Selected Vias". Don't pay attention to changed colors on the picture, we made it to show you, that DipTrace color scheme is fully adjustable.



Choose any net from the list and click OK. Notice that even if you have some vias connected to other nets, only non-connected vias will be connected by this feature.

Remove all static vias from your design to return to previous state (select them and press Delete key).

# 2.5.9 Placing Text and Graphics

You probably want to add some text or graphics to your board (with DipTrace you can even add a logo in Bmp or Jpeg format and export it to Gerber). Now we will add the text to the PCB board. First you should select a layer to place shapes, texts and logos. Move mouse to the list box with "Top Assy" text in the upper side and select "Top Silk" from the list. Now all the graphical objects will be placed in the Top Silk layer. Notice that PCB Layout program has different lists to select current Signal/Plane layer and the layer to place graphics, also if you choose Signal/Plane as a layer to place graphics, all shapes, texts and logos will be placed on the current Signal or Plane layer. This may seem more complex, than simply create only one list, but try this feature and you will see how it saves you time.



You should make board outline a little bigger to place additional object, so move the mouse arrow to the upper left vertex of the board outline, then drag it to the top. Do the same with upper right vertex. Notice that you can add vertices to the board outline – try to drag the segment (not vertex) of board outline.



If you want to move the board outline, then select it (press Ctrl key and left-click on the board outline segment), move mouse over the board outline and drag it.

Remember that if you can't highlight some objects and edit them, probably you are not in a default mode, so simply right-click to cancel the mode. Also the objects located in inactive layer/side can't be edited.

Select "Text" tool on the Drawing panel (the button with "Abc"), then left-click where you would like to place your text, enter the text and press enter or click the mouse button.

Use the mouse to move your text around the design until you find a correct position for it. Notice that if you want to change the font settings by default select "Objects / Drawing Properties / Font" from the main menu. Font type (Vector, True Type) can be changed there too. It is strongly recommended to use vector font as it is exported to gerber directly. True Type font can be used for any non-English characters, however it will be exported to gerber as small lines (made by recognition algorithm). Some manufacturers also don't accept such text objects in copper layers. To change font settings for already placed text object right click on it and choose "Font", font size can be also changed by resizing text object.

PCB Layout - [D:\Vlad\tutorial thing.	dip]					
File Edit View Objects Placemer	File Edit View Objects Placement Route Verification Library Tools Help					
	🗈 💼 🗠 🗠 🔍 🔍 🔍 207% 🖵 0,006 in 🖵 🗼		- 👔 Top Side 🖵 🏘 💿 🕰			
	📓 Top Assy 🔍 💊 🦓 🏠 🕨 🐨 🧐	Тор				
GENERAL BGA DIP P	CAP SMD CQFP CRYSTAL DIODE DIP	, [				
			Layers Objects Properties			
			Text:			
			Type: Top Assy 👻			
	New Roard		Layer: Top			
SOIC-8/150mil	Area "New Board"		Net: None 🚽			
SOIC-8EP/150mil	Lock Selected Ctrl+L		Font Type: Vector			
SOIC-8/209mil	Rotate Ctrl+R		Font:			
SOIC-8/300mil	K Cut Ctrl+X					
SOIC-14/150mil	Copy Ctrl+C					
SOIC-14/209mil	01 02 X Delete Del					
SOIC 14/300mil	Font Type					
SOIC 16/150mil	Properties					
SOIC 16/209mil			Design Manager 👔 👔 🛰			
SOIC 46/200mil			BT1-BAT			
			C1 · CAP100RP C2 · CAP100RP			
			Component pins:			
SOIC-20/209mil						
SOIC-20/300mil		▼ ▶				
Top Assy			X=0,825 in Y=1,842 in			

We are going to change color of the text, to make it more visible. Go to "View / Color", select new color for Top Assy and press OK. However you can leave it grey.

You can change a layer of the graphics and text objects at any time. Simply select your objects, right-click on one of them, then "Properties" from the submenu. In "Shape Properties" dialog box change "Type" and "Layer" fields to move the selected objects to another layer or define different properties (such as "Route Keep out" that is used for autorouting).

Notice that you can also add shapes to mask, paste, signal, route keep out and board cutout layers. These properties can be defined on the drawing toolbar or via shape properties in the same way as silk or Signal/Plane layers.

# 2.5.10 Copper Pour

How about placing Copper Pour into the bottom layer? It is probably not needed (like the text and some other things) for such simple PCB but let's try to see, how to add it and then we'll delete it. Select the Bottom layer, then "Objects / Place Copper Pour" from main menu or the "Copper Pour" tool on the Elements toolbar (in the upper right side). Then place the copper outline polygon by defining key points and right-click / Enter when finish. You will see the following dialog box:

PCB Layout - [D:\Vlad\tutorial thing.dip]	
File Edit View Objects Placement Route Verification Libra	ry Tools Help
📗 🗅 🚔 🔚 🎒 🐧 🗒 3D 🗼 ங 🛍 🗠 က 🔍 🔍 🍭 🍭	🎗 275% 🔽 🛛 0,006 in 💌 🛛 😓 📷 🕂 🏥 Top Side 💌 👬 💿
📃 🔪 🗅 🗖 🔿 🧄 🗸 🔥 Abc 🔛 🗍 Top Assy 💽	🔊 ≪ 🎾 🎒 🕨 📴 💖 🎬 🛛 Bottom (3) 🔽 🛛 😆 🕰 🐺
GENERAL Place Copper Pour	RYSTAL DIODE DIP DIP_P IND_SMD
Pouring Connectivity Border	Layers Objects Properties
	Top Assy
	Top Silk
	Top Mask
SOIC-8/150mi	Top Paste
SOIC-8EP/150n Clearance: 0,02 in	
SOIC-8/209mi	Tutorial Layer (2)
SOIC-8/300mi Line Width: 0,025 in	C1
SOIC-14/150m Line Spacing: 0.025 in	Bottom Paste
Island Removal	Bottom Assu
SOIC-14/300m	
SOIC-16/150m	
SOIC-16/209m	Design Manager 👌 👔 👡
SOIC-16/300m	BT1-BAT
SOIC-18/300m Current State: Poured 💌	C1 - CAP100RP C2 - CAP100RP
SOIC-20/209m	Component pins:
SOIC-20/300m OK Cancel	
SOIC-24/209mil +	
	X=-2,102 in Y=0,384 in

DipTrace has Shape-based copper pour system. You can choose non-solid fill for the copper pour. Notice that you can connect your copper area to the net and choose the type of connections (Connectivity tab). Border tab allows you to define border points. "Depending on Board" and "Snap to Board" boxes can be used to save your time and to build the copper outline automatically; if you want to use this feature, simply define two random points and right-click when placing the copper pour, then check "Depending on Board" and enter board outline to copper outline spacing (this feature saves much time when your PCB has complex board outline or arcs in it). If "Snap to Board" is checked copper pour border will be automatically edited relative to board outline.

Click OK to place the Copper Pour.

PCB Layout - [D:\Vlad\tutorial thing.dip]		- • ×
File Edit View Objects Placement Route Verification Library Tools Help		
🗋 🗅 😅 🖬 🎒 🕵 🗐 30 🐰 🛍 🛍 🕫 🗠 🍳 🍳 🍳 💱 💽 10,006 in 🖵 📗 🗞 🐨	) 🕂 📋 Top Sid	e 🔽 🚧 📀
🛛 🔪 🗅 🗖 🔿 🧄 🔥 🙆 🖓 👘 🚺 🖓 👘 🖓 👘 🖓	Bottom (3) 👻 📔	<u>n</u> 🔁 🙀
GENERAL BGA DIP_P CAP_SMD CQFP CRYSTAL DIODE DIP	DIP_P IND	SMD 🚺
A A	Layers Objects Pro	perties
	Copper Pour:	
	Fill Type:	Solid 🖵
	Clearance:	0,02
SOIC-8/150mil	Line Width:	0,025
	Line Spacing:	0,025
	Island Removal:	
SOIC-8/209mil	Connect to Net:	None 👻
SOIC-8/300mil	Thermals:	Direct 🗨
SOIC-14/150mil	Spoke Width:	0,013
SOIC-14/209mil	Border:	
SOIC-14/300mil		Update
SOIC-16/150mil		
SOIC-16/209mil	Design Manager	di 👖 💊
SOIC-16/300mil	BT1 - BAT	
SOIC-18/300mil	C1 - CAP100RP C2 - CAP100RP	-
SOIC-20/209mil	Component pins:	
SOIC-20/300mil		
SOIC-24/209mil - 4		
	X=-1,365 in	Y=2,003 in

Copper Pour object has two modes of fill: Poured and Unpoured. The second mode is better if you want to edit objects on the layer where the copper pour is located. To change copper pour state – right-click on the copper outline, select "State" and choose the item you want from submenu.

Now please unroute one of your nets: right click on the trace and "Unroute Net". Remember net name (we unrouted "Net 5"). Right click on copper pour border and select "Properties", go to "Connectivity" tab. Select "Connect to Net: Net 5", check "Hide Net Ratlines" box, select thermals, press OK to update copper pour.

PCB Layout - [D:\Vlad\tutorial thing.dip]					
File Edit View Objects Placement Route Verification Library Tools Help					
📗 🗅 😅 🔚 🎒 🕼 📃 30 🕺 🛍 🛍	। 🕫 ा 🔍 🔍 🔍 303% 🖵 🛛 0,006 in 🖵	🙄 🕂 📋 Top Side 💽 🏄 📀			
📗 🔪 🔿 🗖 🗖 🗖 🗖 🗖 🗖 🗖 🗖	Top Assy 🔄 🕓 🦟 🎾 🎲 😰 🤎 🞬	Bottom (3) 💌 📴 👯 🧛			
GENERAL BGA DIP_P C	Copper Pour Properties	DIP_P IND_SMD			
<u> </u>		Layers Objects Properties			
	Pouring Connectivity Border	Copper Pour:			
	Connect to Net: Net 5	Fill Type: Solid 🗨			
		Clearance: 0,02			
SOIC-8/150mil	✓ Hide Net Ratlines	Line Width: 0,025			
SOIC 8EP/150mil	Thermals: Direct 🔻	Line Spacing: 0,025			
		Island Removal:			
SOIC-8/209mil	Spoke Width: 0,013 in	Connect to Net: Net 5 🗨			
SOIC-8/300mil	✓ Direct Connection for Vias	Thermals: Direct 🗨			
SOIC-14/150mil		Spoke Width: 0,013			
SOIC-14/209mil	Separate Thermais for SMD	Border:			
SOIC-14/300mil		Update			
SOIC-16/150mil		J			
SOIC-16/209mil		Design Manager 👔 👔 💊			
SOIC-16/300mil		BT1-BAT			
SOIC-18/300mil	Current State: Poured -	C1 · CAP100RP C2 · CAP100RP -			
SOIC-20/209mil		Component pins:			
SOIC-20/300mil					
SOIC-24/209mil					
Copper Pour		X=-1,599 in Y=0,369 in			

You can see that connections of your net are hidden and net is connected to copper pour with chosen thermal (in our case we have Direct thermals). Sometimes it is necessary to set separate thermal type for SMD pads – this is possible from copper pour properties ("Separate Thermals for SMD" box on connectivity tab) or make thermal settings for single pad. To set thermal settings separately for some pad, move mouse onto it (to get red highlight), right click and choose "Thermal Settings". Then uncheck "Use Copper Pour Settings" and select appropriate thermal connection.

Some pads can be unconnected after placing copper pour because of selected thermal type and layout structure (net connectivity check will report this) so selecting separate thermal settings for pads can be very useful.

PCB Layout - [D:\Vlad\tutorial thing.dip]	-						
File Edit View Objects Placement Ro	File Edit View Objects Placement Route Verification Library Tools Help						
📗 🗅 🛩 🖬 🥔 🕼 🗐 3D 🕺 🛍 🛍	ן ה ~ <b>€ € € ®</b> 303%	💌 0,006 in 💌 🗼	😗 🕂 📋 🎦 Top Si	de 🔽 🏘 📀			
📗 🔪 🔿 🗖 🗖 🖸 🗖 🗖 🗖 🗖 🗖	Top Assy 💽 📃 🛰 ጽ 🏏	i 🎰 🕨 🖻 😒 🖤 🎬	Bottom (3) 💌	ee 🛱 🙀 👘			
GENERAL BGA DIP_PCA	GENERAL BGA DIP_P_CAP_SMD_COFP_CRYSTAL_DIODEDIP_DIP_P_IND_SMD						
C2 : PL	JS		Layers Objects Pr	operties			
	🗆 Use Copper Pour Setting		Component:				
			RefDes:	C2			
	rial Layer 💿 Whole	Pad	Value:				
SOIC-8/150mil	Om C By Lag	yers <b>a</b>	Туре:	CAP100RP			
SOIC SED/4E0mil			Pattern:	CAP100RP			
SOIC-OEP/150/11/	Connect:	By Pour 🗨	Additional:				
SOIC-8/209mil	Thermal:	4 spoke 🔻 📘	X:	-1,1			
SOIC-8/300mil	highly.	0.013 :-	Y:	1,125			
SOIC-14/150mil	width.	0,013 IN	Angle:	90			
SOIC-14/209mil	lu to: Current Rad		Marking 1:	Default 💌			
SOIC-14/300mil			Marking 2:	Default 💌			
SOIC-16/150mil	OK Can	cel					
SOIC-16/209mil			Design Manager	d 🚺 %			
SOIC-16/300mil			BT1 - BAT	<u> </u>			
SOIC-18/300mil		// 😳 📗	C1 - CAP100RP C2 - CAP100RP	-			
SOIC-20/209mil			Component pins:				
SOIC-20/300mil		_1					
SOIC-24/209mil 🔻 🕇		•					
C2:PLUS (PLUS) X=-1,1 Y=1,07 Net 5			X=-1,085 in	Y=1,078 in			

After changing thermal settings click OK to apply them and close dialog box. Right click on the copper pour border and choose "Update" from the submenu. Our "Net 5" is connected by the copper pour. We'll try different thermals for pads to show you, how this works.



On the picture above you can see that all three pads have different thermal connections: Direct, 4 Spoke and 2 spoke.

Copper pours can be used in plane layers to make ground and power planes. In this case SMD vias are connected to them by fanouts. Fanout can be made manually with <u>"Fanout"</u> [202] feature or automatically by <u>Shape Router</u> [36].

Notice that if your active layer is "Top", you are able to see and edit the objects placed in the Top, Top Silk or Top Assy layer first. Now switch current signal layer to Top.

# 2.5.11 Locking objects

Sometime when you edit schematic or PCB you need to lock some objects to prevent further editing of their positions and properties. In DipTrace you can lock selected objects or component sides. Now please select several design objects, right click on one of them and choose "Lock Selected" from submenu.



Notice that locked objects have low contrast of selection rectangles (in our case the color is similar to copper pour, so we made only current layer visible. Also hint of the locked object includes "Locked" text.



You are unable to move, resize or edit locked object. Now please unlock all objects: select all by pressing Ctrl+A and unlock all (Edit / Unlock Selected or Ctrl+Alt+L).

Also you can lock components after placing them on the top or bottom side. Select "Edit / Lock Components / Top" to lock top components. Using this mode you can route the board and don't worry that some components can be moved by accident. To unlock components in the top layer select "Edit / Lock Components / Top" from main menu again.

# 2.5.12 Design Verification

DipTrace has number of features to verify your design, that are united in Verification item of main menu. For complete verification of your board we recommend to use DRC, Net connectivity check and Comparing PCB to Schematic.

DRC (Design Rules Check) feature is one of the most important features, that allows you to check the distance between objects and allowable sizes. Most probably current PCB doesn't have errors because it is very simple. Press DRC button on the route panel or select "Verification / Check Design Rules" from main menu to check entire design - the error list or "No Errors Found" message will be shown. Now select "Verification / Design Rules" to setup DRC feature. In the design rules dialog box you can define object-to-object clearances for the board. If you uncheck "All Layers" checkbox, you can choose layers from the list below the checkbox and define different clearances for each layer. Notice, clearance settings will not be used for the nets, where custom net class clearance ("Use Clearance in DRC" option) or Class-to-Class settings are defined. You can access Net Classes window by pressing "Net Classes..." button in Design Rules window and review or change current settings of net classes.

Edit	View Objects Pla Control Control Cont	acement Rout	e Verificati	on Library 3, 33, 60, 60	Tools Help 496% ▼	0,013 in 💌	[k ==== +	- 👖 Тор	Side - MA
Vla	Template: None	✓ Check Cle Clearances	Clearances		Show a list of errors or "No Errors" message				-
BGA- RE SC	Tutorial Layer Bottom	Trace: Via: Pad: SMD: Copper: Drill: Board:	Trace: 0,008 0,004 0,001 0,004 0,008 0,004 0,008	Via: 0,006 0,008 0,008 0,008 0,008 0,004 0,008	Pad: 0,008 0,008 0,008 0,008 0,004 0,008	SMD: 0,008 0,008 0,004 0,008	Copper: 0.008 0.004 0.008	Drill:	in (1) in (2) in (3) in in in
	Clearance settings will not be used for the nets where conclearance in DRC" option) or Class-to-Class				ustom net class clearance ("Use settings are defined. ✓ Check Jumper Wires ✓ Check Same Pattern Pads Check Same Net Pads Check Silk over Pads				

We will check Class-to-Class Rules and Copper Pours, so please check corresponding boxes and press OK to apply changes and close window.

Now, lets try to see how DRC works. In previous subsections of this tutorial we created a copper pour on our PCB. Please check which layer is active now. In our case we have copper pour on the bottom layer. We press "B" hot key and bottom layer becomes active. We switch off the grid with "F11" button and move some trace, until it touches the copper pour. Now go to "Verification / Check Design Rules" or just press "F9" to run the DRC. Window with the list of errors will pop up.

In drop down list of this window we can select to show errors by layer.



We can left click on the error in the list and then press "Localize" button – DipTrace will target the error's site and place it at the center of the screen. But we have a simple board, so we just correct the error (move net back to it's original place) without closing error report window and then press "Run DRC" button again. This time everything is good and "No Errors Found" message appears.

You probably use high resolution of the screen and error report window will be much smaller than on the picture above. We intentionally used low resolution to make all buttons clearly visible to you.

Net connectivity check allows you to verify if all nets are properly connected. For such design this is not important, however if you have larger design with many layers, pins, copper pours or maybe even shapes in signal layers (where thermals or other things can not be created) to connect nets, then net connectivity check is necessary. It checks if all nets are properly connected and displays list of broken or merged ones.

Now please select "Verification / Check Net Connectivity" and click OK. Most probably your design will not have connectivity errors and you will see "No Errors Found" message.

Comparing to Schematic allows you to check if your PCB project corresponds to source Schematic file. It shows net structure errors and unknown components. Select "Verification / Compare to Schematic" from main menu, then choose source Schematic file and press OK. If your net structure was not changed and has no errors, you will see "No Errors Found" message, otherwise list of errors. Net connectivity check and Comparing to Schematic works in the same way as DRC and you can select errors from a list to highlight them.

#### 2.5.13 Design Information

How about counting number of pins or board area on our design? So select "File / Design Information" from the main menu.

Also it is possible to display all drill/hole sizes and show them in the design area - this may be useful if you want to optimize you drill table and remove some hole sizes.



In the design information dialog box you can preview number of different objects, layers, board size and hole sizes. To open "Holes by Size" window press "..." button in the bottom right, to highlight holes by size on the board press "Show on Board" button.


Now close this dialog box, delete copper pour from your design and route "Net 1" (in our case) manually or run auto-router (F9) to route it. Also it is possible to route the net automatically by right click on the pad / Route Net.

### 2.5.14 Panelizing

With DipTrace you can panelize similar or different PCBs on single layout.

If you need several copies of the same PCB select "Edit / Panelizing" from main menu:

PCB Layout - [D:\Vlad\tutori	al thing.dip]					
File Edit View Objects P	Placement Route	Verification Libra	ry Tools Help			
🛛 🗅 🚔 🖬 🕼 🔂 🛛 3	D 🐰 🖻 🛍 🕨	<i>∩</i> ∩ <b>ପ୍ପ୍</b> ଷ୍	128% 🖵 0,006	in 💌 🛛 😓 📼 🕂 🗌	📋 Top Side 🖵 🏘 🤞	ō
$\  \land \neg \Box \Box \Box \bigcirc \diamondsuit \wedge$	🔶 Авс 🌄   Тор	<u>Assu</u>		😒 🢖 🎬 Top (1)		9
GENERAL BGA	DIP_P CAP_S	Panelizing		DIP DIP	P IND_SMD 🚺 🕨	4
<i>#</i>		Columns:	2 .	Layers	Objects Properties	
		Rows:	2 .		Top Assy	-
		X Spacing:	0 in	Image: A state of the state	Top Silk	
		X Spacing:		✓	Top Mask	
SOIC-8/150mil		i spacing.		✓	Top Paste	
SOIC-8EP/150mil		Rail Edges		✓	Top (1)	
SOIC-8/209mil		Left:	0,2 in		I utorial Layer (2)	
SOIC-8/300mil		Right:	0,2 in		Bottom Paste	
SOIC-14/150mil		Тор:	0,2 in		Bottom Mask	
SOIC-14/209mil	New Bo	Bottom:	0,2 in	✓	Bottom Silk	
SOIC-14/300mil	<u> </u>	E Show Pan	al Pardar	✓	Bottom Assy 👻	
SOIC-16/150mil	E E E	Panel Size	ei bordei	+* 🖬	Contrast 💌 🗖	
SOIC-16/209mil		Width:	3.7 in	Design	Manager 👌 💼 🔍	
SOIC-16/300mil	å å (	Height:	4.88 in	BT1 - E	AT	-
SOIC-18/300mil	r cus			C1 - C4 C2 - C4	↓P100RP ↓P100RP ▼	
SOIC-20/209mil		OK	Cancel	, Compor	ient pins:	
SOIC-20/300mil						
SOIC-24/209mil 👻 🖌				▼		
				X=1,	53 in Y=4,119 in	//

We will make 4 copies of the PCB, i.e. 2 columns and 2 rows. Spacings between boards will be zero. Rail Edges means distance between boards and panel border. Usually it is not necessary, however may help to determine approx panel size. Our rail edges for all sides will be 0.1 in. Also some manufacturers need panel border in the board outline layer, so we will also check "Show Panel Border" box. Click OK and you will get the following picture:



In the design area we can see only boxes with "Copy #" text, however in print preview, while printing or exporting Gerber/DFX/Drill complete copies of the board will be inserted there.

It is possible to exclude some objects from panelizing (for example, holes or shapes). To exclude any object from panelizing right click on it and check "Do Not Panelize" item. This item is available only if panelizing is on.

PCB Layout - [D:\Vlad\tut	torial thing.dip]			
File Edit View Objects	Placement Route Verification Library	Tools Help		
🛛 🗅 🚅 日 🎒 🗟 🖪	3D 🖁 🛍 🛍 🗠 🖂 🍳 🍳 🖉	200% 💌 0,006 in 💌	🔉 🗉	) 🕂 📋 Top Side 💽 🚧 💿
	Abc 🌄 Top Assy 💌 🔍 🖇		· 🔐 🗌	Top (1) 🔽 🙋 👸 💕
GENERAL BGA	DIP P CAP SMD CQFP C	RYSTAL DIODE D	IP	
AA				Layers Objects Properties
			ĺ	Text:
				Type: Top Assy 👻
				Layer: Top
SOIC-8/150mil		Copy 1		Net: None 🔽
SOIC-8EP/150mil	New R			Font Type: Vector
SOIC-8/209mil	Rev Board"	lize		
SOIC-8/300mil	A Lock Selector	d Ctdal		
SOIC-14/150mil				
SOIC-14/209mil	E E Rotate	Ctrl+R		
SOIC-14/300mil	Cut	Ctrl+X		
SOIC-16/150mil	C1 02 X Delete	Del		I
SOIC-16/209mil	Font Type	•		Design Manager 👦 🚛 🔍
SOIC-16/300mil	Font			BT1-BAT
SOIC-18/300mil	Properties			C1 - CAP100RP C2 - CAP100RP
SOIC-20/209mil				Component pins:
SOIC-20/300mil				
SOIC-24/209mil 👻 📢			•	
Top Assy				X=0,976 in Y=1,965 in

Use print preview ("File / Preview" or button on the standard toolbar) to see panelized board. Notice that panelizing works only if PCB has board outline. Open Panelizing dialog box and change Number of columns and rows to "1" (this will remove copies).

Panelizing of different PCBs works in the following way:

Check "Edit / Keep RefDes while Pasting" item from main menu, select all objects (Ctrl+A) of your second layout (we will select our existing layout, but you can use any other layout). Ctrl+C to copy it, right click in the empty area (this will be upper-left corner of the second layout) and Paste.



We got second copy of our PCB (or another PCB, if you used it) and Reference Designators were not changed. Also please notice that you should make common board outline and maybe place board cutout shapes.

Notice that if "Keep RefDes while Pasting" item is checked, pin limitations (Free, Lite, Standard, etc) are not applied for copying, so you can easily panelize several 250 pin layouts with free DipTrace edition. By the way you can get 500-pin Lite Edition for Non-Profit use (hobby, education) for free – just contact <a href="mailto:support@diptrace.com">support@diptrace.com</a>.

### 2.5.15 Printing

We recommend to use print preview dialog box to print your PCB. To open it, select "File / Preview" from main menu or the button on Standard toolbar in upper left side of the screen. Notice that we didn't describe creating Titles in "Designing PCB" section. If you want to display titles, then select "File / Titles and Sheet" from main menu and select "ANSI A" in the "Sheet Template" box, check "Display Titles" and close the dialog box, before opening Print Preview window.

In the "Print Preview" dialog box you can customize the view of your PCB by checking/ unchecking the boxes in "Objects" group. If you would like to change your design printing scale, then select it from "Print Scale" box or press "Zoom In", "Zoom Out" buttons in the right side of screen. To move your PCB around the sheet select "Move Board" button and move your PCB. In the upper-left you can select current Signal/Plane layer and the mode to show layers. If you want to get mirrored PCB and/or text, check "Mirror" and/or "Flip Text" boxes (Flip Text box is disabled if "View / Flip Text Automatically" option is on). To print, click on the "Print" button. To save image in Bmp or Jpeg file, select "Save". Small button with colors to the left from "Zoom Out" tool allows to define printing colors separately. By default "White Background" scheme is used for printing. Also notice that layer colors depends on color scheme only if they have default color, otherwise they will be drawn using color defined in "Route / Layer Setup". For printing all in black without changing layer colors check "Print in Black Only" box.

🗇 Preview			_ 🗆 🗙
Layers Current: Bottom Show: Current Objects	<ul> <li>Mirror</li> <li>Flip Text</li> <li>Negative</li> <li>✓ Print in Black only</li> </ul>	▼ Scale Tables         Scale:       139% ▼         Print Scale:       100% ▼         ↓ ♀ ♀ ♀ ♀       ■	F S≀ Cali C
<ul> <li>✓ Pads</li> <li>✓ Vias</li> <li>✓ Holes</li> <li>✓ Traces</li> <li>✓ Copper Pours</li> <li>✓ Ratlines</li> <li>✓ Tables</li> <li>✓ Tables</li> <li>✓ Board</li> <li>✓ Assy</li> <li>✓ Silk</li> <li>✓ Solder Mask</li> <li>✓ Paste Mask</li> <li>✓ Dimensions</li> <li>✓ Pattern Dimensions</li> </ul>			
•			• //

Notice for hobbyists: please be aware of the fact that a laser paper introduces some degree of dimensional distortion due to heat expansion of paper. It all depends on your laser printer and quality of paper. For many people it may be of no significance but for some it may be important. One way to cope with it is to preheat the paper in the laser printer by running it through a laser printer without printing on it (you may print just a dot). For ink-jets that is not the case since ink-jet technology does not heat up the paper. Laser printers doesn't always distort the image visibly but you have to be ready.

To correct this use "Calibration" feature of the print preview dialog box. To summarize, there are two methods of prototyping a PCB at home: using a TT (Toner Transfer) or UV exposure. TT is definitely a method for a laser printer and UV exposure is better served by an ink-jet printer.

Close the "Print Preview" dialog box and use Undo several times to remove second PCB and recover copper pour (also notice that you can simply unpour copper pour if you don't want to print it).

79

# 2.6 Manufacturing Output

### 2.6.1 DXF Output

You can use DXF output feature to export your design to many CAD, CAM programs that allow you to import DXF files. If you have used AutoCad for PCB design before switching to DipTrace, you might want to edit some pieces of your design with AutoCad. Also the DXF export function allows to create the edge for milling automatically, the edge can be converted from DXF to G-code using free ACE Converter (you can download it from our web-site).

In this example we will use another PCB, but it is very similar to the one we worked with before, so don't be confused and follow the steps described.Output process is similar.

Select "File / Export / DXF" from the main menu. Press "Select All" in the "Export DXF" dialog box – all layers of your design will be selected. Notice that "Edge\_Top" and "Edge\_Bottom" are not the layers of your design. It is possible to select them by holding down Ctrl key and click, but now we don't use these layers. If you want, you can check/ uncheck different boxes in the right side of dialog box to show/hide objects, mirror your design or flip text. Now press "Export" and save your file.

PCB Layout - [D:\V	Export DXF	Contraction of the local distance	×	Ŋ			x
File Edit View C	Lavers:						
🛛 🗅 🚔 日 😂 [	Top Assy	✓ Traces	Drill	k 🐨	🕂 🚺 Top:	Side 💌 🏚	• •
	Top Silk Top Mask	🔽 Pads	• All Holes	DRC 1	Top (1) 💌	0 4 9	· 🗗
GENERAL B	Top Paste	Vias	C Plated	IP		ID SMD	
	Tutorial Layer Bottom	✓ Pad/Via Holes	C Non-plated		Layers Objects	Properties	
	Drill_Top	🔽 Mt Holes	Units:	ΙΓ.			-1
=~=	Drill_Bottom	l ⊂ Text	inch 💌		V Top A	issy	Â
	Bottom Paste Bottom Mask	✓ Tables	Mirror			tilk 1 ook	
SOIC 8/150mil	Bottom Silk Bottom Assy		🔲 Flip Text			Paste	-
SOIC SERVISO	Board Outline Dimension Ton	Titles			V Top	(1	ī
SOIC-0EP/1501111	Dimension_Bottom	Dimensions			V Tutori	al Layer (2	<u>j</u>
SOIC-8/209mil	Edge_Bottom	<b>E 6 1 1 1 1 1</b>			🗸 📕 Bottor	m (3	ŋ
SOIC-8/300mil		Convert Vector Te	ext to Lines		V Botto	m Paste	
SOIC-14/150mil		Solder Mask Swell:	0,004 in		V Bottor	m Mask	
SOIC-14/209mil		Paste Mask Shrink:	0,004 in		Jene Bottor	m Silk	_
SOIC-14/300mil		✓ Paste Mask for SM	AT Pads Only		Botto	m Assy	
SOIC-16/150mil		Board Outline Width:	0,006 in		+* 🖬	Contrast 🖉 👻	] 🗖 📗
SOIC-16/209mil		Edge Width:	0,008 in	-	Design Manager		-
SOIC-16/300mil		Number of Edge Pass	es: 1		Design Manager	C 🛛	<u>~</u>
SOIC-18/300mil		⊡Ωffset	·		C1 - CAP100RP		
SOIC-20/209mil		X: 0 in	Y <sup>.</sup> 0 in		C2 CAP100RP		-
SOIC-20/300mil			n		Component pins:		
SOIC-24/209mil	Select All			-			
COIC 24/200	Exp	oort Cano	el				
	· · · · · · · · · · · · · · · · · · ·			J	X=-0,525 in	Y=2,85 in	11

Now you can open it with AutoCad or another program that can read AutoCad DXF.

What do you think about producing your PCB using milling? This method is convenient and cheap for non-complex PCB's. Let me show you how to do this with DipTrace. Notice that copper pours are not counted when you export edge for milling, but thermals may be counted, so please remove copper pour.

Now select "File / Export / DXF" to open DXF Export dialog box. Then select "Edge\_Bottom", all traces of our PCB are in Bottom layer. Check "Mirror" box to mirror the design (this will be how we see the board from Bottom side). Then define "Edge Width" – the center line of milling will be in "edge width"/2 spacing from design objects and the depth of milling depends on edge width and instrument angle. Press "Export" button and save DXF file.

PCB Layout - [D:\Vlad Exp	oort DXF		×	
File Edit View Obje	avers:			
	Fop Assy Fop Silk Fop Mask	<ul><li>✓ Traces</li><li>✓ Pads</li></ul>	Drill • All Holes	Top Side      Top Side     Top Side     Top (1)     Top (1)
GENERAL BGA	Fop Paste Fop Futorial Laver	✓ Vias	C Plated C Non-plated	DIP_P IND_SMD
	Bottom Drill_Top Drill Tutorial Layer	Mt Holes	Units:	Layers Objects Properties
	Drill_Bottom Bottom Paste Bottom Mask	✓ Text ✓ Tables	linch ▼ Mirror	Top Silk
SOIC-8/150mil	Bottom Silk Bottom Assy Board Outline		Flip Text	Top Mask
SOIC-8EP/150mil	Dimension_Top Dimension_Bottom	<ul> <li>Litles</li> <li>Dimensions</li> </ul>		Top (1)
SOIC-8/209mil	dge_lop dge_Bottom		ut to Linco	Bottom (3)
SOIC-8/300mil		Coldes Mask Crost		Bottom Paste
SOIC-14/150mil			0,004 in	Bottom Mask
SOIC-14/209mil		Paste Mask Shrink:	0,004 in	Bottom Silk
SOIC-14/300mil		Paste Mask for SM	T Pads Only	
SOIC-16/150mil		Board Outline Width:	0,006 in	🕂 📑 🛛 Contrast 💌 🔳
SOIC-16/209mil		Edge Width:	0,008 in	Design Manager 🕫 🚛 🔍
SOIC-16/300mil		Number of Edge Passe	es: 1	BT1-BAT
SOIC-18/300mil		Offset		C1 · CAP100RP C2 · CAP100RP
SOIC-20/209mil		X: 0 in	Y: 0 in	Component pins:
SOIC-20/300mil	Select All	🔲 Use Design Origin	ı	
SOIC-24/209mil			1	
L 2010 24/200-11	Ехр	ort Canc	el	X=-0,309 in Y=2,937 in

Now please open your file with AutoCad or another program to view the result:



The edge exported from DipTrace is set of polylines with defined width. Before the exporting DipTrace checks your design and if the object to object spacing somewhere is less than edge width, then it shows the warning and errors to enable you to correct them.

Notice that CAD programs usually show the polylines with sharp angles and sometimes picture in CAD program have some issues (sharp angles), but when you mill the PCB or simulate the milling with CAM program there will be no issues because of the radius of instrument.

Now convert your edge from DXF to G-code using ACE converter.

Press Undo several times to recover copper pour or just unroute net and return <u>copper pour</u>  $\boxed{62}$ , by updating it.

### 2.6.2 Gerber Output

Select "File / Export / Gerber" from the main menu. In the "Export Gerber" dialog box select the layers (use "Ctrl" and "Shift" for multiple selection, if necessary) and with checkboxes select objects to export, then press "Preview" button. Notice that you should export layers separately, i.e. one layer per file.

1. Select Top Assy – this is assemble layer, it includes all shapes/texts placed in Top Assy and objects defined in "View/Assembly Layers" sub-menu of main menu. For our PCB this layer doesn't include anything when you preview it (if View/Assembly Layers has default settings).

2. Select Top Silk – this layer includes pattern shapes/texts and shapes/texts placed in Top Silk layer. Do not change settings and click Preview. Notice that if you have True Type fonts

and can not see texts or they are displayed incompletely (depends on font and its size), you should simply make "Recognize Accuracy" value a bit smaller (do not make it minimum possible).

3. Top Mask – this is solder mask layer. It is generated automatically based on pads, their settings and common "Solder Mask Swell" defined in Gerber dialog box + includes shapes placed in solder mask layer. I suppose we should only uncheck "Vias" box, as they are usually covered with the solder mask. To change custom solder mask settings for pads right click on the pad and select "Mask / Paste Settings" from its submenu.

4. Top Paste – this layer is usually used for SMT pads only, so we can check "Paste Mask for SMT Pads only".

5. Signal layers (Top, Bottom, etc.) - these are our copper layers, now please check "Vias" box for all of them and preview if all layers are displayed correctly. Notice that if you plan to drill holes manually you can also check "Pad/Via Holes" box, however this option is not recommended if you send files to manufacturer. Also notice that in case that "Pad/Via Holes" box is checked, 2 layers will be created for each signal layer if there are through pads or vias: drawing and clearing. The second layer is used to remove artefacts over the drill holes.

6. Bottom Paste – Bottom Assy, by default all text objects in Bottom layers are flipped – "View / Flip Text Automatically" option in main menu, however if that option is off, you can flip text manually for the layers you want ("Flip Text" box).

7. Board outline includes board outline only with defined width. Board layer includes board as filled polygon.

83



Now, please, select "Bottom" layer in the list and click "Preview" to see it. You can zoom in and out. Press "Close" button.



The Offset in DXF, Gerber, N/C drill and "Pick and Place" export functions is the distance between zeros and your board in the Bottom Left. Also you can use design origin by checking corresponding box in Gerber export window.

Press "Export All" button in Gerber Export window and save your Gerber files one-by-one. Extension can be defined in Gerber dialog box or you can type it manually, while saving files. You can also export Gerber files manually, layer after layer. Select layer (several layers) and specify with the check marks, which objects you want to include to exported files and then press "Export" button. You can send these files to manufacturer.

DipTrace also allows you to export drill symbols. Just check "Drill symbols" checkbox in Export Gerber window. Then press "Set Symbols" button. In pop up window you need to assign each hole manually with the symbol from the list in the right side of the window, or press "Auto" button, and each hole will get it's symbol automatically. Press "Close" button.

85

PCB Layout - [D:\Vlad\tutorial the File Edit View Objects Place	ing.dip] ment Route Verificatio	n Library Tools Help		
Image: Second state of the second s	Layers Top Assy Top Silk Top Mask Top Paste Top Tutorial Layer Bottom Mask Bottom Silk Bottom Assy Board Outline Board	Drill Symbols   Image: Pade Pade Pade Pade Pade Pade Pade Pade	Symbol Cross X Y T T It Holes lated on-plated	Clock Box_Cross Box_Y Box_Y Box_T Box_T Box_T Cloce in Assign Unassign Close
		X: 0,394 in Y: 0,394	in Compone	H401
	Preview	Export Export All	Close	
			X=-0,3	84 in Y=0,183 in

Vias in DipTrace are exported in layer pairs (top and bottom layers, involved in via) There are three layers selected now, this means, that only through-hole vias will be exported. If you need to export Blind/Buried vias, you have to select only layers involved in that via. However, we don't need to do this now.

Now check "Add Comments" checkbox and press "Preview" button. You will see the drill symbols and a table with parameters of the holes.

🗇 Gerber - Preview					_ 🗆 🗙
	⊕ ⊖ Sca	ale: 150% 🗸	Close		-
			<u>-</u>		
	Svm	Hole	Plated	Count	
	+	Round Ø,022 in	Yes 6	5	
	×	Round 0,028 in	Yes 4	ł	
	٣	Round 0,035 in	Yes 2	?	
	-	Round 0,038 in	Yes 1	2	
+ + + + 7 7					
+ +					
1 1					
1					

Close preview window and press "Export" button to save file with Drill Symbols. Drill symbols will be exported in separate file just like each layer. If the apertures are not predefined, DipTrace will ask you to set them automatically. Then save file with Drill Symbols.

Notice that if "Drill Symbols" box is checked and you try to export silk, assy, signal layers, etc., you can get blank file/preview.

DipTrace allows you to export any texts and fonts (even Chinese hieroglyphs) or raster black and white images (company logo, etc.) to Gerber, but you should define "Recognize Accuracy" for such objects (3 mil is set by default). You can use up to 0.5 mil accuracy.

It is very good practice to check your files with third-party Viewer before sending them to manufacturer. Also the best Viewer is the same software (or free Viewer based on the software) as your manufacturer use, because some programs may read Gerbers a bit differently from official RS-274X specification.

We tried to take into account specifics of different manufacturing software in DipTrace Gerber export feature, but anyway verifying files is very good practice.

If you don't know what software your manufacturer use, we recommend Pentalogix Viewmate as the viewer that has strict conformity to RS-274X.

87

## 2.6.3 Create NC Drill file for CNC machine drilling

To export current design to N/C Drill format, select "File / Export / N/C Drill" from main menu. Then press "Auto" button to define tools and press "Export". Notice, that for through-holes all layers should be selected, and for Blind/Buried - you specify only pair of layers (top and bottom layer where Blind/Buried holes are located). You can press "Export All" button and DipTrace will save all layer pairs automatically.

In our case Blind/Buried holes could be made between Top and Tutorial layer, or between Tutorial and Bottom layer, but we don't need blind holes, therefore all layers are selected.

PCB Layout - [D:\Vlad\tutorial thing.dip]	_ <b>_</b> ×
File Edit View Objects Placement Route Verification Lil	brary Tools Help
📙 🗅 🚅 🖬 🎒 🔕 🗐 3D 👗 🛍 🛍 🗠 🗠 🔍 🔍	🔍 372% 🖵 0.013 in 🖵 🛛 😓 📷 🕂 🗊 Top Side 🖵 🛤 💿 🗛
📗 🔪 🗅 🔲 🔿 🔷 🔨 🛆 Abc 🔜 🛛 Top Silk 🗨 🗍	S 🚜 🎾 🎰 🕨 📴 😏 💖 🟥 🖪 Bottom (3) 🔽 🛛 💷 🛱 🕰
Vlad's GENERAL BGA DIP_P CAP_SMD	CQFP CRYSTAL DIODE DIP DIP_P
Export N/C Drill	Layers Objects Properties
Layers: Tools:	Top Assy
Top	Tool Top Silk
Bottom Diameter	0,022 in T01 Top Mask
BGA-144/12x12 Diameter	0,028 in T02 Top Paste
RES-400 Diameter	0,035 in T03 Top (1)
SOIC-28 Diameter	0,038 in TO4 Tutorial Layer (2)
	Bottom (3)
	Bottom Paste
Auto	Number: T Bottom Mask
	Bottom Silk
Objects Manuf	acture Type
	ling (Nourid Holes)
Mt Holes	Units Design Manager 🚛 🏥 🐾
	Ated (• Inches BT1-BAT C1-CAP100BP
Mirror Mo	n-plated C Metric C2 - CAP100RP
Offset	LED1-LED LED2-LED
X: 0,394 in Y: 0,3	194 in Q1 - 2N4401
🗖 Use Design Origin	Component pins:
Preview Export	Export All Close
	X=-0.278 in V=0.162 in

You can use "Preview" button to view the result.

Congratulations! You have finished designing a simple project with DipTrace.

Please, save your Schematic and PCB files – we will use them in your future practices with this tutorial. It took longer to read it then to actually finish the project.

P.S. Do not forget to uncheck "Use Priority Layer Directions" box in the Autorouter Setup dialog box if you plan to route 2+ layers PCBs.

# 3 Creating Libraries

This part of tutorial will teach you how to create component and pattern libraries using Component and Pattern Editors. Libraries are crown jewels of the design house and as such needs to be treated and BACKED UP. Again: please remember to save your own libraries in several places, just to be safer.

# 3.1 Designing a pattern library

Open DipTrace Patter Editor, i.e. go to Start  $\rightarrow$  All Programs  $\rightarrow$  DipTrace  $\rightarrow$  Pattern Editor.

### 3.1.1 Customizing Pattern Editor

After opening the Pattern Editor you might want to show origin and X,Y axis, so select "View / Display Origin" from the main menu or press F1 (if it is not displayed yet). Notice that you can change origin at any time while designing the pattern,. The origin will be zero point of the pattern when you place, rotate it or change position by coordinates in PCB Layout.

The panel in upper side of design area is "Pattern Properties" panel, you can use it to define pattern attributes and design the pattern by types or from templates. You might want to hide or to minimize it when designing the patterns. To minimize the panel, click arrow button in its upper left corner. To close the panel click "X" button in the upper right, to show it again select "View / Pattern Properties" from main menu.

Pattern Editor								_ 🗆 🔀
Library Pattern Edit View	Objects	Layer Help						
🛛 🗅 🚅 日 👗 🖻 🛍	ရှုတြလ	🔍 🔍 🛛 200%	▼ 0.05 in	•	😽 🎞 🕂	۵ % <u>۵</u> % (	🔊 🖌 Top	$\blacksquare \land \land \models$
M [	Pattern							
	: : : : : [	▼ Pattern Pro	perties				×	
		Type: Free		- 2	Template:	None	-	Layers
		Number 1:	0	¥	ariable naram	eter		
11-421-1								
		Number 2:	0		Name:	Untitled	¥	
		Spacing 1:	0.013	in –	HefDes:		¥	
		Spacing 2:	0.013	in 🗌	Value:		<b>?</b>	
		Spacing 3:	0.013	🗆 in		Additiona	l Fields	
				::: :::				
				::: :::				
					· · · · · · · · · · · ·			
					· · · · · · · · · · · · · · · · · · ·			
					· · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		
	•						►	
						>	(=-0.65 in	Y=-0.65 in

Use "+" and "-" or mouse wheel for Zoom In and Zoom Out in component and pattern editors

or simply enter (select) necessary scale in the scale box above.

## 3.1.2 Designing a resistor (pattern)

Now you will design the first pattern of your library: resistor with 400 mils lead spacing.

First define the name and descriptor of your resistor. Type "RES 400" in the Name field and "R" in the RefDes field of Pattern Properties panel. In Pattern Editor and Component Editor you define base RefDes, i.e. in our case when you place the resistors to design the RefDes will be R1, R2, R3, etc. If RefDes is not specified, then program automatically adds "U" to placed components or patterns.

Pattern Editor								- O 🗙
Library Pattern Edit View	v Objects	Layer Help						
🗅 🖻 🖬 👗 🛍 🕻	<b>1</b>   က က	🔍 🔍 🛛 200%	▼ 0.05 in	•	k 🖽 +	• * * * •	🖌 🦨 Тор	$   \land \land  $
#	Pattern							
		▼ Pattern Pro	perties				×	⊕ \$ ඏ ×
		Type: Free		- 2	Template:	None		Layers
		Number 1:	0	- v	ariable param	eter		
RES400		Number 2:	0		Name:	RES400		
		Spacing 1:	0.013	in	RefDes:	R	<b>?</b>	
		Spacing 2:	0.013	🗌 🗆 in	Value:		<b>?</b>	
		Spacing 3:	0.013	🗌 🗆 in		Additional	Fields	
	1							
						X=	=0.3 in	Y=-0.75 in

Note: for the first pattern we will use "Free" type, but in future it is faster to use "Lines", now we'll see how to do this with other patterns below.

Please minimize "Pattern Properties" panel. Select "Place Pad" tool on the "Objects" panel, move mouse arrow to the position where your first pad should be located, then left-click to place it; move mouse to the position of the second pad and left-click to place another one. Then right-click to cancel placement mode.

Library Pattern Edit View Objects	s Layer Help		10		In
📙 🗋 🖨 🔚 👗 🛍 🛍 🗠 🖉	ං 🔍 🍳 🔍  919%	▼ 0.05 in ▼		\$\$\$ ∲ ♥ ↓	
A Pattern					
<b>0</b> 0 · ·	Pattern Prop	erties		×	⊐⊕ ≑ ⊡ ×
					Layers
					0
RES400 · · ·					
					Layer O
					•
					Layer 1
			• • • • •		
	- C -		- <b>()</b>		
· ·					
			1		
			]	<u> </u>	

Such placement is not accurate method, so we should check and maybe correct the pad coordinates (you can see on the picture above that we place pads with 300 spacing, but you need 400). There are several methods to change the object coordinates and also simple dragand-drop. First please select "Objects / Place Dimension / Horizontal" from main menu or Place Dimension / Horizontal tool on the toolbar, left click in the center of first pad, then center of second pad, move mouse a bit up and make third click to place dimension. Key points of the objects are highlighted when you move over them, placed dimension pointer will be connected to those key points and recounted automatically, when you move/resize objects.

🗢 Pattern Editor									_ 🗆 🛛
Library Pattern Edit View Objects Layer Help									
	<b>ີ ທ</b> ິດ	Q Q 1	1011% 🔳 🛛 0	.05 in 💌	🗟 📼	+ 0 %	, <u>19</u> 8 ob		
M	Pattern							<u> </u>	
	· ·	Pattern	n Properties					X	$\Phi \stackrel{\sim}{} \Box \times$
									Layers
									°
Untitled	· ·								
									Layer O
				03					•
	· ·		-	0.0		••••			
									Layer 1
		C	<b>)</b> -			$\mathbf{O}$			
						. <u>.</u> .			Layer 2
	· ·								
	•							•	<u></u>
I								X=0.2 in	Y=0.45 in

Also you can change properties of dimension (Layer, Units, Arrow Size) by right click on it and selecting Properties in the submenu.

Now we will use "Layer Objects" dialog box. In the right side of screen you can see the layers. Notice that those are only logical layers for editing (not signal or silk layers). Now select the layers: move mouse arrow over the "Layer 0", hold down the left mouse button, move cursor to "Layer 1", then release mouse button. Select "Layer / Merge Layers" or the corresponding button in the upper part of layers panel to your right. You have made a single layer with two pads in it; double click on it to open "Layer Objects" dialog box.

Select the pad with incorrect coordinates and change X to make 400 mils distance between pads, then click "Close" button to close the dialog box.



You can see that dimension object was recounted automatically and now displays correct distance value.

You might want to change the pad settings, i.e. shape, size, hole shape and diameter, SMD or Through hole type, etc. Pattern has pad settings by default, that can be applied to all its pads and also each pad may have its own settings. To change the settings by default for the pattern select "Pattern / Pad Properties" from main menu. In the "Pad Properties" dialog box you can change the shape of your pad: Ellipse, Oval, Rectangle or Polygon (click Points to define the number of vertices or point coordinates for polygonal pad). You can make round or oval holes in pads, define hole diameter (it is applied to "Through" pads only). Also you can use pad template by selecting it from "Template" box. To create your own templates click "...>>" button – that will open template manager. All templates you make here can be used for fast change of pad settings in different dialog boxes of Pattern Editor and PCB Layout.

Pattern Editor	S. 4.4.		305			
Library Pattern Edit	View Objects Layer ⊢ ቜ│∽⇔∣Ҿ、ඥ ∏(	Help 03% 🗨 0,05 in 💌	k 🖬 +	۵ 🖑 💥 🄶 (		
<u>A</u>	Pattern Pad Properties	tern Properties	X Temp	ates	×	+++ + = ×
	Template: None	• <<	- +	Name: Untitled		
RES 400	Туре:	Through-Hole		Untitled (U,6x2	2 dU)	Layer O
	5nape:	Points				
	Width:	0,08 in	×			Layer 1
	Hole					3
	Shape: Diameter:	Round -				
		0,035 in				
	ОК	Cancel				
	• • •				· ·	- <u> </u>
					X=-4,35 in	Y=1,65 in

Please close "Templates", change shape to "Rectangle", width to "0.08", and Type to "Surface", then click OK to apply changes.



Notice that for surface pads you can also change side, i.e. place them on the bottom side (they will be on top when component is placed to the bottom side in PCB Layout). To change side select pad(s), right click on one of them and select "Change Side". Current side for placing new pads and shapes can be also selected on the objects panel (box with "Top" text in the right side).

Now you will change the settings of single pad. Move the mouse arrow over first pad, rightclick, select "Properties" (If the pad is not highlighted while moving mouse arrow over it, right-click or use "Default Mode" button in the upper side of screen or right click in the empty area to switch to default mode).

In the Pad Properties dialog box uncheck "Default for Pattern" box to enable the pad's own settings, change shape to "Polygon", width and height to "0.09", then press "Points" to open "Polygon Points" dialog box. Here you can define the type of polygonal pad and if nonregular, polygon point coordinates. Close the "Polygon Points" dialog box, then change hole diameter to "0,04", On Board to "Through" and press OK to close the dialog box and apply changes.

94



Notice that you can change pad coordinates and direction from the pad properties dialog box. Also pad properties are applied to all selected pads (not a single one you clicked on).



Now please define the following properties for the pads: The first -0.09x0.09, Rectangle, Through-hole, hole diameter -0.04; the second -0.09x0.09, Ellipse, Through, hole diameter -0.04. You will place the silk for this resistor. Select "Rectangle" button on the Drawing panel in the upper part of the screen, then place rectangle by clicking on two of its key points.



Disable rectangle placement mode (right-click or "Default Mode" button).

You might want to change the size of silk shape. You can do this in following ways: using "Layer / Objects" dialog box (double click on "Layer 1" graphic in the right side), right-click on the shape and selecting point from the submenu, or resize the shape using drag-and-drop method (use it in this case). Change grid size to "0.025in" (the grid box is located to the left from scale box), "Ctrl-" will also change grid from 0.05 to 0.025. Then move mouse arrow over rectangle key points and resize (mouse cursor shows possible directions).

🛷 Pattern Editor																							_		X
Library Pattern Edit View Objects Layer Help																									
🗅 😅 🖬 🐇 📭 🛍 🕫 ా 🔍 🔍 🔍 1011% 🔽 0.025 in 💌 🔖 🐨 + 💿 🛷 💥 🚸 💿 🦨 Top 💌																									
M [	Patt	ern					_																		_
	· .			► Pa	atterr	n Proj	pertie	s												Х		÷	<b>‡</b>	ß	×
	· .	• •	•			•	·		•								• •			· ·			Laye	rs	
	· .	• •			• •		·		•	•			•		•	•	• •		•	• •				•	-
DEC 400	1 ·	• •	•	•	• •	•	•		•	•		•	•		•		• •	•		• •					
RES 400		• •			• •	•	•	• •	÷	•			•	• •	•	•	• •		•	• •					
																						L	ayer l	0	
					-				4	00	n					-									
	· .																.								
	· .						•							-	•	1						ι	aver <sup>.</sup>	1	
	· .	• •					L		•	•		•	•	•	1				•	• •			-	_	
	1 ·	• •				·	L		•	•		·	•	·	- I		2	)		• •					
	· .	• •					<u> </u>	• •		•	1		•						·	• •					
																						L	ayer 2	2	
	· .																								
	· .																· ·								
	·	• •			• •		•		·			•					• •			• •					
	•	• •	•	•	• •	•	•	• •		•			•		•	•	• •		•	• •	-				
	•																			Þ					
																		X	=-0.0	175 in		Y=	0.15 ir	<u>וווווווווווווווווווווווווווווווווווו</u>	

Center pattern by selecting "Edit / Center Pattern" from main menu or "Ctrl+Alt+C". The resistor is ready.

Try to rotate and mirror the first pattern of your library, select "Edit / Rotate Pattern" to rotate and "Edit / Vertical Flip", "Edit / Horizontal Flip" to mirror.

Notice that if you try to select and rotate the objects of your pattern, the silk shapes are sized in relation to pattern width and height. The silk resizing is used when you change the width and height of pattern by defining different parameters when making patterns by type.

### 3.1.3 Saving library

It is time to specify library name, comments and filename. You will add several other patterns to this library in a few minutes, but we can define these parameters and save it now, then add new patterns and click on "Save" button.

Select "Library / Library Name and Hint" from main menu. Enter the name of your library (it should be short) and hint, then click OK. The name of your library will be shown on the Library Panel in PCB Layout program, the hint will be shown when you move the mouse arrow over the button with library name.

98

Library Name and Hint									
Name:	My Library								
Hint:	This is my first library	This is my first library							
	ОК	Cancel							

Select "Library / Save" from main menu or the corresponding button on the standard panel in upper left side of screen. Find the folder to save, type filename, then click "Save". We recommend to use different folders for Standard libraries ("<Drive>:/Program Files/DipTrace/Lib" by default) and your own libraries (we will use "My Libraries" folder in "My Documents/DipTrace").

Pattern Editor		
Library Pattern Edit View Obj	ects Layer Help	
	· · · · · · · · · · · · · · · · · · ·	◎ 🖍   Top 💌
	Abec Top Silk 👤	
Patte		
	Save As	
	Save in: 🗀 My Libraries 🔻 🖛 🗈 💣 🏢 -	
	,	
RES 400 .		
		Layer 0
		Layer 1
	File name: myfirstlib Save	
	Save as type: Pattern Libraries (*.lib)	· · · ·
		Layer 2
•		•
		X=-0.175 in Y=0.025 in

### 3.1.4 Designing BGA-144/12x12

Select "Pattern / Add New to Library" from main menu to add new empty pattern to the library (see on the left side). The new pattern is automatically selected. Now we will make BGA-144/12x12 pattern using pattern types and automatic pad numeration. Maximize pattern properties panel and define pattern name.

🗢 Pattern Editor - [C: Documents and Settings\Stanislav.MAIN\My Documents DipTrace \My Libraries \myfirstlib.lib] 📃 🗖 🔀										
Library Pattern Edit View	v Objects	Layer Help								
🛛 🗅 🖨 🖬 🖌 🖻 🛱	ရ ကြ ေ	<b>Q Q</b> 809%	▼ 0.025 in ▼	k 🔄 + 💿 🛷 🗱	🗞 💿 🦨 Тор	•				
	Лу 🛆 Аз	вс 🛛 Top Silk 🗨								
M [	Pattern									
DES 400		▼ Pattern Prop	erties		x - 4	₽ 🗘 🛱 🗙				
		Type: Free	- 3	Template: None	<b>.</b>	Layers				
		Number 1:		variable parameter						
		Number 2:		Name: BGA-144	1/12x12 💡					
BGA-144/12x12		Spacing 1:	0 🗌 🗆 in	RefDes:	?					
		Spacing 2:	0 🗆 🗆 in	Value:	?					
		Spacing 3:	0 🗆 🗆 in	► Add	litional Fields					
					🔲					
				· · · · · · · · · ·						
			· · · · · ·   ·		· · · · · · <b>v</b>					
					<u> </u>					
					X=-0.25 in	Y=0.5 in				

Change units to "mm", select "View / Units / mm" from main menu. Then "Pattern / Pad Properties" from main menu and define: "Shape: Ellipse", "Width: 0.45", "Height: 0.45", "Hole: 0", "On Board: Surface". Press OK to apply default pad properties. Now on the pattern properties panel set: "Type: Matrix", "Columns: 13", "Rows: 13", "X Pad Spacing: 0.8", "Y Pad Spacing: 0.8". You can see 13x13 matrix and dimensions which display pad spacings.



Click "Lock Properties" button on the right side of "Type" box of the pattern properties panel to protect your pattern from accidental change. Minimize pattern properties panel. Pan design area if necessary with right mouse button or mouse wheel (hold down and pan). For BGA-144/12x12 we should delete 5x5 pad rectangle in the center of pattern, so please select it using box selection (move mouse to the upper-left corner, hold down left button, move to bottom-right and release button), then press Delete key.



Select "View / Pad Numbers / Show" from main menu to display pad numbers. Notice that our matrix has "1" – "169" numbers and BGA pads should be "A1,A2, etc.", so select all pads (Ctrl+A or box selection), right click on one of the pads and choose "Pad Array Numbers" from the submenu. In the dialog box shown select "Type: BGA Matrix", other settings keep without changes and press OK button.

	:\Documents and S	ettings\Stanislav.MAI	NWy Documents\DipTr	aceWy Libra	ries\myfirstlib.li	
Library Pattern Edit Vi	ew Objects Layer I	Help				
🛛 🗅 🚅 🔚 👗 🖻	🛍 🗠 🗠 🔍 🤤	R 10762 - 0.64 m		♦ % % ب	💿 🖌 Top	•
	🔵 🔨 🚫 Авс 🗍 Тор	Silk Pad Array Num	ibers 🗡			
A	Pattern	Туре:	BGA Matrix 💌			•
RES 400	• • • • Pa	atterr Numbers:	Left-to-Right 💌		× *	₽ ‡ ₽ ×
		Characters:	Top-Down 💌			
		G First Number	: 1	8		
BGA-144/12x12		<b>G</b> First Charact	ter: A 🔻	<b>6</b>		Layer O
		Strings	,	<b>@</b>		
		Before:		<u>6</u>		
		2 C After:			· · · ·	
				<b>0</b>		
		A1 A2	A3 A4	•	· · · ·	
	💭 🗨	<b>b</b> 🖸 🛛 🗗 🛛 🕹	B3 B4	<b>G</b>		
	· · · • 🚳 🕼	D 🖸 C1 C2	C3 C4	<b>@</b> •		
			Cancel			
				<b>.</b>		
					· · · ·	
					•	
Pad 2 X=-4 Y=4.8					X=-3.81 mm	Y=4.45 mm

We got correct pad numeration for our BGA matrix. Notice that for "Contour" numeration first pad will be the one you clicked on when call pad submenu, i.e. You can numerate contours (QUAD patterns) starting from the upper-left, center of top line or from any other pad.



Now please draw silk screen for your pattern using tools of the drawing toolbar. Grid can be changed by "Ctrl+", "Ctrl-" or turned off/on by "F11" key. Objects can be moved with usual drag and drop or by "Move Layer" feature (select layer in the list in the right side and drag-and-drop in the design area).



BGA pattern is ready, save library (Ctrl+S or "Save" button on the toolbar).

### 3.1.5 Designing SOIC-28 pattern

We will try to make real component by the data-sheet. It's gonna be simple "Microchip PIC18F24K20" with SOIC-28 pattern.

So now we will make SOIC-28. Add new pattern to the library ("Pattern / Add New To Library" from main menu), then enter name and RefDes.

Select "Type / Lines" on the pattern properties panel and set "Number of Pads: 28".

🗢 Pattern Editor - [C:\Documents and Settings\Stanislav.MAIN\My Documents\DipTrace\My Libraries\myfirstlib.lib] 📃 🗖 🔯											
Library Pattern Edit View Objects Layer Help											
🗅 😅 🖬 🐇 📭 🛍 🕫 ా 🔍 🔍 🔍 1076% 🖵 10.64 mm 🖃 🛛 🗞 🐨 + 💿 🖋 💥 🗇 💿 🛹 Top 🖃											
	<b>#</b>	Pattern									
RES 400	-		▼ Pattern F	roperties				×	↓⊕ ‡ ಔ ×		
BGA-144/12x12			Type: Lines		- <del>3</del>	Template:	None	•	Layers		
004-1-1-12212			Number of Li	nes: 2	v	ariable param	eter				
			Number of Pa	ids: 28		Name:	SOIC-28				
			Pad Spacing	2.54		BefDes:	Id		Lauer 0		
5010 28			Line Spacing	7.63		Value:		%	Layer U		
5010-20			Line Spacing	7.02	— — mm	taluc.		8			
				lo			Addition	al Fields			
		<u> </u>							-		
			6 6	) 6		8	g	19			
			• •			•	•	•			
		•						Þ			
								X=-3.62 mm	Y=-2.02 mm		

We should define correct pad spacing, line spacing and pad settings for the pattern. If you don't know SOIC-28 dimensions (you can check them in DipTrace standard libraries) go to <u>http://www.microchip.com/packaging</u> and open package specification document, find SOIC-28 (7.50 mm) footprint (page 165 in the latest revision at the moment of writing the tutorial). First define pad settings: go to "Pattern / Pad Properties", set "Shape: Rectangle", "Width: 0.6 mm", "Height: 2 mm", "Hole: 0", "On Board: Surface". Notice, you can also make round or oval holes in the pads. However, we're not doing that now.

Press OK. Then specify "Line Spacing: 9.4 mm" and "Pad Spacing: 1.27 mm". Check if our dimensions are correct.



Pad Numbers are correct as you can see from the screen, so we don't need to renumber them.

Lock pattern properties to avoid accidental change.

Turn on the grid if it is off (F11) and draw silk screen using line (or polyline) and arc tools from the drawing toolbar.



The pattern is ready, we will attach it to "PIC18F24K20" component in the component editor. You can also rotate it if you want: "Edit / Rotate Pattern" or Ctrl+Alt+R.

Save library.

#### 3.1.6 Placing patterns

Open DipTrace PCB Layout module, i.e., go to

Start  $\rightarrow$  All Programs  $\rightarrow$  DipTrace  $\rightarrow$  PCB Layout. To add the created patterns to the design using the pattern list in left side of the screen, you need to activate the library first. Select "Library / Library Setup" from main menu, then uncheck "Get Libraries from Folder" box to activate the list. Click on "..." button in the right side of list, find your library, then Open". "My Library" is added to active libraries. Notice that you can easily move it to another position in the list if necessary. Close the library setup dialog box.


Scroll the library panel to the right (using arrow buttons on its right side or press bottom-right arrow button to display scroll-bar) until you find "My Library", then select your library. Place the patterns and change marking settings to show RefDes and Type ("View / Pattern Marking" for common settings and right-click on the pattern / Properties / Marking for individual ones). Notice that individual settings are changed for all selected patterns. If you want to place pattern to the bottom side select "Bottom Side" in the box with "Top Side" text before placement. For existing components you can change side from submenu (right click on the component / Change Side).



Currently our top layer is red, so all top SMD pads are red. We can change this from "Route / Layer Setup" or from design manager ("F3" to show/hide design manager and left click on the layer color rectangle to change color). Set black color for all signal layers if you have white background and light yellow for black background. Through pads color can be defined in "View / Colors".

Now we will change pad properties for one of the resistor pads. Move mouse to the pad you want to change - you should get red highlight, right click and choose "Pad Properties" and make changes you want (we did oval pad instead of ellipse). Notice that if you have red top layer and move mouse to SMD pad, it will not be highlighted if pad highlight color is red ("View/Colors"), however all features will work correctly. Pad Properties dialog box in PCB Layout is similar to Pattern Editor and default pad properties for the pattern may be changed if you move mouse over pattern to get green highlight, make right click and select "Pad Properties". Don't forget to uncheck "Use Pattern's Pad Properties" if you want to specify some new properties.

	the second s	
PCB Layout		
File Edit View Objects Placement	Route Verification Library Tools Help	
📄 🗅 🚅 🖬 🎒 🗟 📃 3D 🕉 🖡	Pad IC1:15	6 in 💌 🔤 🙀 🕂 🎁 Top Side 💌 🚜
🛛 🔪 🗋 🗖 🔿 🗸 🍐 Abc	Number: 15	📄 😒   💖 🎬   Top (1) 💽    🙋 🚑 💖
MISC PGA QFN	Note:	P SOT ZIP Vlad's
M ~		Layers Objects Properties
BGA-144/12x12	Use Pattern's Pad Properties	Component:
RES-400	Template: None 🔻	RefDes: IC1
		Value:
	Type: Surface 💌	Type: SOIC-28
. <b> </b>	Shape: Rectangle 🗸	Pattern: SOIC-28
	Printe I	Additional:
	Points	X: -0,156
	Width: 0,024 in	Y: -1,653
		Angle: 0
	Height: 0,079 in	Marking 1: Default
	Hole	Marking 2: Default 💌
	Shape: Round 🚽	1
	Dispertury Dispertury	Design Manager 👌 🎵 🔩
	Diameter:	B1 - 101
	0 in	IC1 - SOIC-28 T1 - 12SMXA
		Component pins:
	Apply To: Current Pad 🔻	
		•
•	OK Cancel	
IC1:15 X=0,17 Y=-1,47		X=0,174 in Y=-1,466 in

Notice that if pattern's origin is different from pattern's center position, it will be shown while you place that pattern (or convert schematic to PCB). Also you can easily show or hide pattern origin for all selected patterns: right-click on one of them and select "Pattern Origin" from submenu. Try to rotate different patterns and you will see that pattern origin is its rotation center. Also when you move mouse cursor over the pattern, the coordinates shown are coordinates of pattern origin.

# 3.2 Designing a component library

# 3.2.1 Customizing Component Editor

Customizing the Component Editor is the same as customizing Pattern Editor. After opening the program, select "View / Display Origin" from main menu to show zero point and X, Y axis (or press F1) if it is not displayed yet. Component Properties panel in the upper right side of design area can be minimized or closed using the buttons on panel's upper side. Using this panel you can define symbol type: there are 4 types: Free (without any specific properties), Rectangle and ShapeRect. The only difference for the second and third types is silk rectangle for the last one. Also few words about "Part Type" and "Part" parameters: The first one can be "Normal', "Power and Gnd" and "Net Port". The component can contain only single "Power and GND" part (if you prefer to hide all power net for your schematic, then place all power pins to this part). Net Port is a single-part component and is used to connect wires together without visual connections, it can be used for Ground or Power symbols, also for the schematics with flexible structure (we will try to design such component and to use it - see below).



You might want to define pin settings before creating the components. So select "Objects / Pin Placement Setup" from main menu. We will not change these properties now, but notice that length and X,Y Spacing should be divisible by grid step to create all part key points on the grid points.



We also recommend to use 0.1 in grid when you place pins and align pins by this grid.

### 3.2.2 Designing a resistor (component)

You will design the resistor using "Free" type and placement by sight. Please define the component name and RefDes first, use the corresponding fields on component properties panel. After specifying these attributes please minimize the component properties panel using the arrow in its upper left corner.

🚺 Component Edi	tor									
Library Component	Edit 1	View Obje	cts Layer Help							
🗅 😅 🖬 🛛 👗	Ba 🛱	<b>1</b>   10 0	- 🔍 🔍 🛛	% 💌 0.1 in	•	<b>▶</b> + `		0 0 ^/	🛆 Аво	• 🔿 🖨 🔛 •
	楢	Compone	nt							
	_		<ul> <li>Component</li> </ul>	nt Properties				X	≜€	) ‡ E ×
			Type: Free	-	<u>a</u> –	Template:	None	-		Layers
			W. DL		. [					
			Width:	0	in	Name:	RES 400	?		
RES 400			Pin Spacing:	0.1	in	D-(D	D			
			Left Pins:	0		neiDes:	K	¥.		
			Right Pins:	0		Value:		?		
							,			
			Part Type:	Normal	-	Part:	Part 1			
				<u></u>			N			
		<u> </u>					Addition	al Fields		
					· ·					
					· ·					
D. 1. 1. 14										
Pattern:N/A										
		Bart 1			_					
		(Fart I)	ſ		<u> </u>			<u> </u>	J	
								X=-0.5 in		Y=-0.9 in

Select "Place Pin" tool in the upper right side of the screen, then move mouse arrow to design area and place two pins using left-click. Rotate one pin by 180 degrees: select it and press "Ctrl+R" twice. Select the rectangle tool and place graphics for the resistor. Pins should be placed by 0.1 grid and rectangle by 0.05 grid (Ctrl+, Ctrl- to change grid on the fly).

Component E	ditor																			-	.)[	JX
Library Component	t Edit	View	Objec	ts La	ayer	Help																
🗋 🗅 🚅 🔛 🛛 🐰		2 -	<b>)</b> (21	Q	Q	759%	-	0.	.05 in	-	+		$\sim$	~			$\circ$	$\sim$	$\diamond$	Abc 🕘	4	
	<i>#</i> 4	Comp	onen	ıt															_	• •		
			·		Com	ponenl	Prop	pertie	es									x	<u> </u>	⊕ ‡	Ъ	×
							•													Lay	ers	
																				-		
RES 400																				Imer		
																				Layer	U	
																					-	
		•					Г					1								Layer	1	
							╋				 	F									_	
		•												•			•					
		•					•	•			•	•	•	•			•			Layer	2	
		•	•		•		•					•	•									
Pattorn:N/A							•	•			•	•	•	•		·	·	·				
r auem.n/A			·	·	·		•	•				•	•	•			•					
			·	·	·		•	•	·			•	•	•	•	•	·					
			·		·													·	-			
		\ <u>Pa</u>	<u>rt 1</u> /							•								Þ				
																X=	=0.1 i	n		Y=0.1 i	n	

Notice that you can move the pin(s) using drag-and-drop method. If you want to move or rotate several pins, please select them first.

The symbol of our resistor is ready, but we should attach pattern to be able to create PCB from the Schematic with this resistor. So select "Component / Attached Pattern" from main menu. In the attached pattern dialog box click on the "Add" button, then find your pattern library and open it. Select "RES 400" from the pattern list. You can see the resistor pattern appeared in the right side of dialog box and blue connections between symbol and pattern (these are pin to pad connections). To create or redefine such connection move mouse arrow over the part pin, left-click, then move to pad and left-click to connect. To delete the connection simply right-click on the pin or pad. When you move cursor over one of connected pins, they both are highlighted. In the right side of the dialog box you can press "Arrow" button and display pattern verification panel - it allows to check pad settings and measure all dimensions of the pattern. Click OK to apply changes and close the dialog box.

#### 116 DipTrace Tutorial



Notice that you can specify pin to pad connections using the connection list. Also pin numbers (related pads) can be defined from pin manager (select "Component / Pin Manager" from main menu to open it) or from pin properties dialog boxes. Using Pin Manager is recommended way for majority of components.

Attached pattern dialog box can be resized if necessary and window size is saved when you close the program.

The resistor is ready and contains both schematic part and PCB pattern.

Define the name and hint for your library: select "Library / Library Name and Hint", then type "My Library" in name field and "This is my first component library" in hint field (you can use another name or hint, but remember the name should be short – it corresponds to the button caption on library panel of Schematic program).

Click "Save" button in the upper left side of the screen, define library path and filename and then click "Save" to save the library.

Component Editor - [C:\Do	cuments and Settings\Stanislav.MAIN\My Documents\Dip	Trace\Wy Libraries\myfirstlib 🖃 🗖 🔀
Library Component Edit View	Objects Layer Help	
🛛 🗅 🚅 🔛 👗 🖻 🛍 🖌	• ↔ 🔍 🍳 759% 💽 0.05 in 💽 🕞 🕂 🛝 🤆	/ □ □ ○ ○ / ◇ ABC
	onent	
	Component Properties	
••		
DES 400	Save As	? 🗙
	Save in: 🗁 My Libraries 💌 🖛 🖻 👩	Layer 0
	T complib.eli	· ·
· ·	T myfirstlib.eli	· · · - ·
· ·		Layer 1
	-	
	File name: mufirstlib eli	Save
	Save as type: Component Libraries (*,eli)	Cancel
Pattern: RES 400		
(25. m)		
		<b>•</b>
	t 1/	
		X=0.1 in Y=0.3 in

## 3.2.3 Designing a capacitor

Select "Component / Add New To Library" from main menu to add new component to the library.

We will design the capacitor using "2 sides" type, so define component name and RefDes and then select "2 sides" in Type box of the component properties panel. Change component width to "0.1", left and right pins to "1".

🚺 Component Edit	tor - [	C:\Docum	ents and Se	ettings\Stanis	av.MAINV	My Documen	ts\DipTrace\Wy l	_ibraries\my	firstl	ib 💶 🗖
Library Component	Edit	View Objec	ts Layer H	elp						
🛛 🗅 😅 🔛 🛛 🐰 🗉										
	<b>#</b>	Componer	nt							
RES 400	-1		▼ Compo	nent Propertie	25			×	÷ ÷	₽ ב ю ×
120 100			Type: 2 si	des	- <del>2</del>	Template:	None	-		Layers
			Width:	0.1	in					
			Pin Spacin	n: 01		Name:	CAP	8		ee
CAP			Left Pine	g. 0.1		RefDes:	C	?		Laver 0
			Diaht Dina:	1	_	Mahuai				Layer
			niynt rins.	1		¥alue.	1	¥		
			Part Type:	Normal	•	Part:	Part 1			
				J			1			
		[	•				Addition	nal Fields		
		· ·								
							•			
Pattern: N/A						L				
		· ·								
		μ,							<u> </u>	
Part 1										
								X=0.1 in		Y=0.1 in

Now please minimize component properties panel, change grid size to "0.0125 in" and place capacitor graphics using three lines and one arc.



Show pin names for your symbol: select pins (or select all using "Ctrl+A"), right-click on one of them and choose "Pin Properties" from submenu. In the pin properties dialog box check "Show Name" and press OK.



Also notice that all newly created pins have "Undefined" electric type, so you can change the electric type using pin properties dialog box or pin manager (see below). Electric type is currently used for ERC feature only. "Type" property is used mainly for pin graphics, you can try different types to see what it draws (or see Help).

Names are shown, but they are in strange positions (as for capacitor) and you need to move them, so select "View / Move Tool" from the main menu or simply press F10, then move mouse arrow over pin names and drag them to new positions, then right-click to return to default mode.

Notice that you can use such method to move pin names, numbers and part attributes in the schematic capture.



By the way we have shown the names (not pin n umbers) and they will not be changed when changing the pin numbers, i.e. related pads. Also you can show inversion line in the pin name: move mouse arrow over the pin, right-click and select the first (top) item from submenu, enter "normal ~invert" text and press OK, then move pin name using move tool (F10). "~" symbol in the pin name is start or end of inversion, so using it you can define the inversion for separate parts (signals) of the pin name.



Probably you don't need to display pin names for the components like capacitor and you might want to display pin numbers. Notice that you can define general settings for pin numbers in the schematic capture and all components have general settings by default, but also you can specify separate settings to display pin numbers for each part in the component editor.

Select "Component / Pin Manager" from main menu to open pin manager dialog box, select pin "2" in the table and change the name to "2", then hide pin name for both pins: select them (move mouse arrow to first row, hold down left mouse button, then move cursor to the second one) and uncheck "Show Name" box. Close pin manager.

Notice that you can change pin numbers (i.e. related pads), coordinates, length, type and electric type of pins with "Pin Manager" dialog box.

Pin Manag	er						
¢					P	art: Part 1	•
Name	Number	x	Y	Length	Туре	Electric	Show Name
1	1	-0.05	0	0.15	None	Passive	No
2	2	0.05	0	0.15	None	Passive	No
Name: 1	×	- <b>0.05</b> i	in Ту	pe: None		Add	Delete
Number: 1	Y:	0	in Ele	ectric: Passiv	e 🔻	Show Name	
							Close

In the component editor you can set individual component settings to show pin numbers from "Component / Pin Numbers" menu and common program settings (the same as in Schematic Capture) using "View / Pin Numbers".

Now please select "Show" from one of these sub-menus to show capacitor pin numbers. If you like to move pin numbers use move tool (F10).



The next step is attaching a pattern to the capacitor. Select "Component / Attached Pattern" from main menu. Add "C:\Program files\DipTrace\Lib\\_general.lib" to the list of libraries and select "CAP100RP" pattern. Connect "1" to "Plus" and "2" to "Minus". Press OK.

I Attached Pattern					_ 0 🛛
Part: Part		]	Pattern: Side:	CAP100RP	Clear
•	<u>1  ( 2</u>	<del></del>		+(	
Pin 1	600% -	Pad PLUS	60	00% 🔻	•
Connection List: Pin Number 1 PLUS 2 MINUS	Number:	Library: GENE C:\Program F C:\temp\dimli C:\temp\textt C:\Document C:\Program F	RAL Add iles\DipTrace\Lil b.lib ypes.lib s and Settings\S iles\DipTrace\Lil	Clear b\misc.lil itanislav. b\_gene	Pad Properties X: Y:
		Pattern:	CAP100RP	Search	Shape:
	Number 1: Number 2: Spacing 1 Spacing 2 Spacing 3	0 × 0 × 1 0 in 1 0 in 1 0 in 1 0 in	CAP100 CAP1000AP CAP100RP CAP1200AP CAP200 CAP200RP CAP250 CAP250RP CAP250RP CAP300		Width: Height: Hole On Board: Show Pad Numbers
		OK	Cancel		

The capacitor is ready.

## 3.2.4 Designing a multi-part component

You will design simple multipart component with four "And-Not" symbols and power symbol. The attached pattern will be DIP-14.

Add new component to the library, i.e. select "Component / Add New To Library" from main menu. Enter name and RefDes.

Component Ed	litor -	[C:\Docum	ents and	Settin	gs\Stanislav. <i>N</i>	(AIN/A	ly Documen	ts\DipTrac	eWy Libr	aries\my	firstli	ib 💶	
Library Component	Edit	View Objec	ts Layer:	Help									
🛛 🗅 🖙 🖬 🛛 🐰	B (	<b>1</b>   ທ ຕ	<b>Q Q</b>	690%	▼ 0.1 in	•	<b>             </b>	$\overline{}$		$\circ \circ \sim$	🔷 A	вс 🕘 .	é 🔅 ·
	<b>#</b>	Componer	nt									* •	
RES 400		· ·	🔻 Соп	ponent	Properties					×	_ €	₽₹	s: ×
CAR			Туре:	Free	-	3	Template:	None		-		Laye	rs
CAF		· ·	Width:		0	in							
			Pin Spa	cina:	0.1	in	Name:	AndNot	4X	Ŷ			
		· ·	Left Pin:	s:	0		RefDes:	IC		- ?			
AndNot 4X			Riaht Pi	ns:		-	Value:						_
					1-			1		8			
			Part Typ	be: N	lormal	•	Part:	Part 1					
			■ Pa	ittern	Pin Manager	Get f	rom Librarv		Additional	Fields			
		, I					<b>-</b>						
		· ·											
		· ·											
Pattern: N/A													
		L.					,				<u> </u>		
Part 1													
									X	=0.1 in		Y=-0.2 in	1 /

Click arrow button in the bottom-left corner of the component properties panel – quick buttons to call "Attached Pattern", "Pin Manager" and "Get from Library" features appears. These features are widely used when you design library, so we have added quick buttons by the request of our library designers.

The next step is creating component parts. DipTrace allows you to create separate parts and part groups (similar parts) in the component. All parts in the part group have the same pins, silk, etc. except pin numbers (i.e. related pads). Also parts can be Normal, Power and Net Ports. Power parts and power nets can be hidden in the schematic capture; the component may include only one power part.

You will design the component with 4 similar AndNot parts and 1 power part. Select "Component / Create Similar Parts" from main menu, type "4" in the dialog box and press OK to apply. Notice that similar parts are created basing on currently selected part.



Now you can see the following parts: Part 1 (1), Part 1 (2), Part 1 (3) and Part 1 (4) in the bottom left side of the screen. All the similar parts have the same part name and are united by part name. You can change the part name ("Part" field on the component properties panel) for example to "AN".

The next part will be power part. Select "Component / Add New Part" from main menu, select new part tab in the bottom right side and rename it to "PWR". Notice that new part is separate part and does not belong to "AN" group.

Now design your power part: select "IC - 2 sides" type from the type box of the component properties panel and specify the following parameters: width – "0.3 in", height – "0.25 in", left pins – "2", right pins – "0". Then select "Power and Gnd" from the "Part Type Box".



Select "Component / Pin Manager" from main menu, then change pin names to "VCC" and "GND", pin numbers to "14" and "7", electric type to "Power", check "Show Name" box for both pins. Notice that "Type", "Show Name" and "Length" parameters you can change for multiple pins.

Pin Mana	ger						_ 0 🛛
<∎					Part:	₽₩B	•
Name	Number	×	Y	Length	Туре	Electric	Show Name
VCC	14	-0.15	0.05	0.15	None	Power	Yes
GND	7	-0.15	-0.05	0.15	None	Power	Yes
						Add	Delete
Name:	VCC >	< -0.15 i	n Typ	be: None	▼ L	ength: 0.15.	in
Number:	14	/: 0.05 i	n Ele	ctric: Power	• •	7 Show Name	
							Close

Pin manager dialog box window is resizable and you can change width of rows. These settings are saved when you close the program.

Close pin manager dialog box, minimize component properties panel and see the first part of your component.



You will design other parts of your component: select one of the AN parts, then define the following parameters on the component properties panel: type - IC - 2 sides, width - 0.2 in, height - 0.25 in, left pins - 2, right pins - 1. Then minimize component properties panel.

Select text tool in the upper right side of the screen, move mouse into your symbol, left-click and type "&", then press Enter or click to place the text.



Notice that we should design "And - Not" parts (not "And"), so the right pin has to have inversion or "Dot" type. right-click on the pin, select "Pin Properties" from the submenu, select "Dot" in the type field, then click OK to apply changes and close the dialog box.

Notice that you don't need to design another "AN" parts. Try to select AN (3) or AN (4) and you see that they are the same as just designed part. All parts in the group are similar, but pin numbers should be different (you will change them in a few seconds).



Select "Component / Pin Manager" from main menu. In the pin manager dialog box select the part, define its pin numbers, then select next part and so on until you define pin numbers for all AN parts. Notice that you don't have to select next pin using mouse every time, to switch to the next pin simply press Down or Enter key, when you are in the "Number" or "Name" field. Set "Electric" type for one of the parts (others will be changed automatically). Close pin manager.

	501				Part:	AN (4)	
lame	Number	×	Y	Length	Туре	Electric	Show Name
l	12	-0.1	0.05	0.15	None	Input	No
2	13	-0.1	-0.05	0.15	None	Input	No
3	11	0.1	0	0.15	Dot	Output	No
						Add	Delete
Name: [	1	: -0.1	in Ty	pe: None		Add ength: 0.15	Delete

The next step is attaching the related pattern to multipart component. Select "Component / Attached Pattern" from main menu. In the attached pattern dialog box select "\_general.lib" library and DIP-14 pattern from it. Notice that you don't need to specify pin-to-pad connections because pin numbers (i.e. pin-to-pad connections) are already specified from pin manager. Select different parts in upper left side of dialog box and see the connections to ensure they are right. Press OK to attach the pattern and to close the dialog box.



The multipart component is ready.

#### 3.2.5 Designing PIC18F24K20

Now we will make PIC18F24K20 part by the data-sheet and attach our SOIC-28 pattern to it to get real component.

First please go to <u>http://www.microchip.com</u>, search "PIC18F24K20" and select "Datasheets" in the left side.

Or use direct link: <u>http://ww1.microchip.com/downloads/en/DeviceDoc/41303G.pdf</u>, however we don't guarantee, that it works at the moment you read this tutorial. Go to "Pin Diagrams", the first diagram is what we need.

Switch to DipTrace Component Editor and add new component (Ctrl+Insert), select "Type: IC - 2 sides", "Left Pins: 14", "Right Pins: 14", enter Name and RefDes:



Press "Pin Manager" button on the component properties panel and enter pin names using pin diagram from the data-sheet. Notice that you can resize pin manager windows and change width of columns (we made "Name" column wider to see pin names). Also when you entered pin name, just press Enter to switch to next pin name.

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$								
🚺 Pin Manager							_ 🗆 🔀	
Cii					Part:	Part 1	•	
Name	Number	x	Y	Length	Туре	Electric	Show Name 🔺	
~MCLR~/Vpp/RE3	1	-0.25	0.65	0.15	None	Power	No	
RA0/AN0/C12IN0-	2	-0.25	0.55	0.15	None	Undefined	No	
BA1/AN1/C12IN1-	3	-0.25	0.45	0.15	None	Undefined	No	
RA2/AN2/Vref-/CVref/C2IN+	4	-0.25	0.35	0.15	None	Undefined	No	
RA3/AN3/Vref+/C1IN+	5	-0.25	0.25	0.15	None	Undefined	No	
RA4/TOCKI/C10UT	6	-0.25	0.15	0.15	None	Undefined	No	
RA5/AN4/~SS~/HLDVIN/C2OUT	7	-0.25	0.05	0.15	None	Undefined	No	
Vss	8	-0.25	-0.05	0.15	None	Power	No 🗸	
Add Delete								
Name:         Vss         X:         -0.25           Number:         8         Y:         -0.05	in Type: in Electri	None	e j	<ul> <li>Length:</li> <li>▼ □ Show</li> </ul>	0.15 in Name			

After entering pin names please specify electric types for pins and check "Show Name" for all pins. Notice that you can select as many rows as you want and change these properties for all selected pins. Close pin manager. Our symbol looks incorrectly as its width is too small and pin names overlap:



On the component properties panel change width to "1.9" and height to "2". Pin names still overlap a bit, but we will first group pins and make busses, then change width again, if we need to. Bigger height is necessary to group pins and place them to the symbol rectangle, then we will be able to reduce it. Also please change grid to 0.1 as we will place pins by this grid.

🚺 Component Edito	or - [C:\Documents and Settings\Stanislav.MAIN\Wy Documents\DipTrace\Wy Librarie	s \myfirstlib 💶 🗖 🔀
Library Component E	dit View Objects Layer Help	
0 🚅 🖬 👗 🖣	$\blacksquare \blacksquare \bowtie \sim   \textcircled{Q}, \textcircled{Q}, [258\%] \bullet   [0.1 in] \bullet   [] [] +   \land \land \land \Box \Box \bigcirc \bigcirc$	) 🔨 🖒 Abc 🔿 💉 🗱 •
1	Component	
DES 400	Component Properties	<u>×</u> ≏ ⊕ ♀ ≞ ×
123 400		· · · Layers
САР		
AndNot 4X		
		Layer 0
100° .54	G 3 RA1/AN1/C12IN1- RB5/KBI1/PGM 26 □	
PIC18F24K20_SOIC	RA2/AN2/Vref-/CVref C2INRB4/KBIØ/AN11/PID 25	
_	BA3/AN3/Vref+/CIIN+RB3/AN9/CI2/IN2-/CCP2	
	G = 6 RA4/TOCKI/CIOUT R82/INT2/AN8/PI8 23 €	
Pattern: N/A		
	· · · · · · · · · · · · · · · · · · ·	
	· · · · · · · · · · · · · · · · · · ·	
	· · · · · • • • • • • • • • • • • • • •	· · ·
	\Part 1	
	X=-1.1	in Y=0.9 in

Now we should group pins logically. First we will make busses: select "Component / Make Busses from Pins" from main menu. This feature allows to extract buses from pin names and group pins by busses. You can define possible bus divider here. By default only "/" is selected and it is ok for our symbol, however some manufacturers may have different dividers and you can define them here. Press "Extract" button and you will see available busses and number of pins for each. Select RA, RB and RC using Ctrl key.

<b>Component Editor</b> Library Component Edi	r - [C:\Documents and Settings\Stanislav.MAIN\My Documents\DipTrace\My lit View Objects Layer Help	Libraries \myfirstlib 🖃 🗖 🗙
🗋 🗅 🖨 🔚 👗 🖻	a 🛍 🗠 🗠 🔍 🔍 258% 🔽 🔍 0.1 in 💽 🛛 😓 + - ヽ ヽ ノ 🗆 🛾	🗖 🔿 🔿 🗸 🏠 Abc   🔿 🦨 🞇 •
j da	Component	
RES 400	E Comp Make Busses from Pins	× ⊐ ⊕ ∓ ⊡ ×
САР	Bus Dividers	
AndNot 4X	│	
	MCL R Busses Extract (BI3/PCC	28
		27 Layer 0
*128° .24		
PIC18F24K20_SOIC	$a = \frac{1}{2} RA2/ C(5) C(5) AN(1/P)C A$	
	BA4/ 0SC (2)	
	P→7 RA5/ CCP (3) IN3-/PIC	22
	G-8 VSS RB (8)	
	□ □ 2 OSC1 INT (3) Vdc	
	□ 12 RC1/ Bus to Bus Spacing: 0.8 in 6/TX/Ck	( <u>17</u>
Pattern: N/A	RC3/ Make Lancel /SDI/SDA	
	Part 1/	
		X=-0.3 in Y=1 in

Press "Make" button to make busses and close dialog box. Busses will be placed in the left side from the symbol and sorted by number:

🗊 Component Editor - [C:'Documents and Settings\Stanislav.MAIN'Wy Documents'DipTrace'Wy Libraries'myfirstlib 🖃 🗖 🔀																								
Library Component	Edit	View	Obj	ject:	s La	ayer	Help																	
🛛 🗅 🖨 🔛 👗	<b>i</b>	3	n o	Dir	Q	Q	234%	-	0.1	lin	•		} +	-	$\setminus$	<u>م ا</u>	' 🗆		0	<u> </u>	/ 🔷	Авс	ۍ چ	é 🔛
And Component																								
DES 400		•	• •		•	Comp	onen	Prope	ertie	\$										×		\$	<b>Ç</b> 1	аΧ
123 400		÷			·					·						·							Layer	\$
CAP																	· ·							
AndNot 4X																						-		
																						L	ayer 0	
		· 1	<u>21</u>	- R	B0/	INTO	I/FL3	i0 <b>¤A</b> ∮	₽æ	CØ/	'T 109	507T	13 <del>0</del>	κ <del>ζ</del>	RAØ	ZAN	0/C	12IN	<u>0</u>	üci	R			
DIC18E24K20 SOLC		· 1	<u>22</u> 77	- R	B1/I	INT 1/	' A'N16	)/@ <del>12</del>	ήNBP-	C/IP	1100S	I/CC	Р2-	<u>د</u> ۸	RA1,	AN1	7 C4:	ZIN1		we.				
FIC 101 24K20_30IC		·	- 24	- R	B2/	INT2	ZAN	B∕⊄ <b>₽48</b>	۴– R 4	C2/	CCP	1/P1/	4 <b>G-</b>	5	RA2	ZAN	27V	ref-	-7C\ 	ref/	C1			
			25	- K	837 677	AN9	ZUTZ Uzani	/ 16 <del>12 -</del> 11. ap16	ቻ(R ፪ 🗗	1952/ C 4 -	SCK	/ SUE 504		6	RA3	7 A.N. 2 T.B.	37V 070	ret-	+/С шт.	IN+ ·				
			26		047 857	'KRI1	ZPGM ZPGM	1 1/4 - 10	έR	047 057	'SD0 'SD0	50A		7	RA4 RA5	7 1 0 7 A N	৫৯৫/ ৫/র	57F	IE DV	NZC	20			
			27	- R	B6/	KBI2	PG		ZR	C6/	'TX/	ск -	-	10	OSC	270	ĿКО	U7/	RA6	Ĩ				
			28	- R	87/	KBI3	i/PGI	) <del>a</del> 1	<u>8 R</u>	<del>C7/</del>	RX/	DT -		9	osc	1/CL	KIN,	RA	78		_			
						· ·					· ·	• •		·	· ·					, y se				
				•	•	• •			•	•	• •	• •	•	•	· ·	•			• •					
		·	• •	•	•	• •			•	·	• •	• •	•	•	• •	•			• •	· ·				
l					÷					÷			÷	÷		÷				1.1				
Pattern: N/A																								
			· ·			· ·					· ·	• •			· ·									
		Ŀ	• •	÷	•	• •		• •	•	•			•	•				•	• •	L				
		<u>ار</u>	°art 1	U.								•									•			
																			X=-	2.2 in		Y=	0.9 in	

Notice that you can also define "Bus-to-Bus Spacing" before making busses.

Now please select all pins that are not in busses (4 pins are still on the symbol as you can see), use "Ctrl" and box selection for multiple select. Right click on one of those pins and "Snap to Grid", then move pins to the bottom to let we place busses first.

Library Component Edit View Objects Layer Help																			
) 🖆 🔛 👗 🖻	ရီး ကြ လ	<u>ା ସ୍</u> ବ୍	213%	•	0.1 i	n	-	$\square$	+	$\mathbf{i}$	$\neg$	~ 🗆		$\circ$	$\circ$	$\sim$	$\diamond$	Авс ෫	) 🐔
#	Compone	nt																	
RES 400		► Com	ponent	Prope	rties											×		⇔ ‡	6
																		La	yers
CAP			<u> </u>										<b>.</b>						
AndNot 4X																			1
					· ·	• •	•			• •	• •		· ·		·	• •		-	*
	A0/AN0.	/ C12IN0-	· · ·		• •	• •	•	•		• •	• •	• •	· ·	• •	·	• •		Lave	-r 0
	A17 AN17	C12IN1-		• •	• •	• •	·	•		• •	• •	• •	· ·	• •		• •		Laye	
	A2/AN2.	/Vref-/C	V <b>r</b> ef≁C	21N+	• •	• •	•	·		• •	• •	• •	· ·	• •	•	• •			
18F24K20_SOIC	A3ZAN3.	/Vre1+/C ZUANOUT	104+					÷											
	A4710E	7 <u>88</u> 744 DV	NUCO	 м.т.															
	150270H	KOUTZRAG	3	~·.															
	SC1/CLK	IN/RA7	1																
											• •								
				· ·	· ·	· ·				• •	• •		· ·						
				· ·	• •	· ·	•	•		• •	• •	• •	· ·		·				
			· · ·	• •	• •	• •	•	•		• •	• •	• •	· ·		·	• •			
				• •	• •	• •	•	·		• •	• •	• •	•	• •		• •			
				• •	• •	• •	•	·		• •	• •	• •		• •		• •			
tern: N/A								·											
							<u> </u>												
			L Ves									Vdd	20	g .					
		· · G		Vpc	ZREG	ş						V99	19	- 					
	7.0.14						_					1						·	

Place busses to the rectangle. Use box selection to select bus, then drag it. Shift+R can be used to rotate bus and "Shift+F" to flip pins in it, these commands can be also selected from pin submenu (right click on one of bus pins). Then move pins from the bottom to the rectangle (R can be used to rotate selected object/pin). We got the following symbol, but you can do that a bit differently:

🗊 Component Editor - [C:\Documents and Settings\Stanislav.MAIN\Wy Documents\DipTrace\Wy Libraries\myfirstlib 🖃 🗖 🔀								
Library Component Edit View Objects Layer Help								
0 🛩 🖬 👗 🖻	$\textcircled{le} \bowtie \simeq \textcircled{le} \textcircled{le} \swarrow 258\% \blacksquare \fbox{0.1 in} \blacksquare \fbox{le} + \curlyvee ? ? \blacksquare \blacksquare \bigcirc $	🔾 Abc 🔿 💉 🗱 ·						
<u>.</u>	Component							
DES 400	Component Properties	× ≞ ⇔ Ç ⊡ ×						
RE3 400		Layers						
CAP								
AndNot 4X								
	$B = \frac{3}{12} R_{A1}/AN1/C(12N1) - RC1/T(0SL/CCP2) = \frac{12}{12} R_{A1}/AN1/C(12N1) - \frac{12}{12} R_{A1}/AN1/C(12N1) - RC1/T(0SL/CCP2) = \frac{12}{12} R_{A1}/AN1/C(12N1) - RC1/T(0SL/CCP2) = \frac{12}{12} R_{A1}/AN1/C(12N1) - \frac{12}{12} R_{A1}/AN1/$	, <b></b>						
	G 4 RA2/AN2/Vref-/CVref/C2IN+ RC2/CCP1/P1A	Layer 0						
	B-5 RA3/AN3/Vref+/C1IN+ RC3/SCK/SCL 14	J						
PIC18E24K20_SOIC	B RA4/TOCKI/CIOUT RC4/SDI/SDA	1 · · [						
	G-7 RA5/AN4/SS/HLDVIN/C2OUT RC5/SD0	1 · ·						
		1 · ·						
	<sup>18</sup> <sup>18</sup> <sup>18</sup> <sup>18</sup> <sup>18</sup> <sup>18</sup> <sup>18</sup> <sup>18</sup>	1 · · [						
	RB0/INT0/FLT0/AN12							
	■ <sup>22</sup> RB1/INT1/AN10/C12IN3-/PIC							
	B 23 RB2/INT2/AN8/P18							
	B-24 RB3/AN9/C12/IN2-/CCP2 NCLR/Vpp/RE3	1						
l		1 · ·						
Pattern: N/A		1 · · [						
		1 · ·						
		· ·						
		· ·						
	X=	1.2 in Y=0.6 in						

Also sometimes you need to place pins by electric type, to make this task easier, you can change pin colors by electric type – see "View / Pin Colors by EType".

Symbol width is correct as you can see, however we can reduce symbol height a bit, so change height to "1.8" on the component properties panel. Please do not touch number of pins as this may destroy you symbol (then you can use "Undo" though).

📳 Component Editor - [C: Documents and Settings\Stanislav.MAIN\Wy Documents\DipTrace\Wy Libraries\myfirstlib 🗐 🔲 🗙								
Library Component	Edit View Objects Layer Help							
🛛 🗅 🖨 🗔 👗	🛅 🛍 🗠 🖂 🔍 Q258% 💽   0.1 in 💽    🍃 + 🛝 1	🔿 🗡 🗖 🗖 🔿 🔷 🔿 🖉 •						
	Component							
RES 400	Component Properties	×⊐⊕≑ ⊡×						
123 400	Type: IC - 2 sides 💽 🔁 Template: N	one Layers						
САР	Width: 19							
AndNot 4X	I B Hatter II.5 In Name: Pl	IC18F24K20_SOIC 🤋						
##E	RefDes: IC							
	Left Pins: 14	<sup>8</sup> Layer 0						
	Right Pins: 14 Value:	8						
PIC18F24K20_SOIC								
	Part Type: Normal	art 1						
	◀ Pattern Pin Manager Get from Library	► Additional Fields						
		······						
	BEL/INTI/AN10/C12IN3-/PIC							
	$rac{23}{rac{23}{rac{23}{rac{10}{rac{$							
	B-24 RB3/AN9/C12/IN2-/CCP2 NCLR/							
		· · Vas 8						
Pattern: N/A	RB5/KBI1/PGM	· · V98 9 · · ·						
		· · Vdd 20 . · ·						
	RB7/KBI3/PGD							
	· · · · ·							
	Part 1/							
		X=-1 in Y=1.2 in						

Lock symbol type on the component properties panel (lock button is located on the right side from Type field) to protect it from accidental change.

Final step is attaching SOIC-28 pattern to our component, so press "Pattern" button on the component properties button and select you "SOIC-28" pattern in Attached Pattern dialog box. All pin names and pin numbers are already there, so you don't need to change anything. Just press OK.



Our PIC18F24K20 is ready!

### 3.2.6 Designing VCC and GND symbols

You will design VCC and GND symbols using net port type.

Select "Component / Add New To Library" to add a new component. Define the name "VCC" on the component properties panel and select "Net Port" in the part type box. Notice that all net ports have "Net Port" marking in the upper right corner of their graphic on the component table.
🚺 Component Edi	tor - [C	C:\Do	cun	nent	s ar	nd Se	etti	ngs\	Stai	nisla	av.I	MAIN	I\My	Doc	um	ent	s\Di	pTr	ace∖	۸yL	ibra	aries	s \my	first	tlib.	🖃		IX
Library Component	Edit Vi	iew	Obje	cts	Laye	er H	lelp																					
🗋 🗅 🗃 🔚 🖌 🛛	Þa 🛍	n l ⊮⊂	0	€	20	R	258	%	•	0.1	in	•	]	$\triangleright$	+		、		^ □		0	$\circ$	$\sim$	$\diamond$	Авс	۲	<i>.</i> **	Ċ.
	<b>#</b>	Comp	one	nt	_																				<u>م</u>	•		~
RES 400	-		•	T	են	mpo	ner	nt Pro	oper	ties	:			т									<u>х</u> т		↔	•	Ю	×
САР				ı y	pe:	Fre	e				•			rem	ріас	e:	INO	ne				•	1		_	Laye	ers	_
AndNot 4X				Wi	dth:				0			in		Nam	e:		VC	С			_	- 9	?					
PIC18F24K20_SOIC			•	Pir	n Sp	acin	g:		0.	1		in		RefD	es.								0					
Net Port			:	Le	ft Pi	ns:			0								-						8		$\vdash$			
				Rig	ght I	Pins:			0					¥alu	e:		I					Ĩ	8					
				Pa	rt T	ype:		Net	Por	ł		•	1	Part:			Pa	rt 1				-						
VCC			•		F	Datte		Nori	mal Iera	nd	Gnd		fro	m Lil	bran	.  -	_	-		litior	al F	ield	•					
				•	-	alle		Net	Por	t	und				Jiaiy	<b>y</b>  -			- Au	nuor	аг	ieiu;	2					
			•	•	•		•	•	•	·		•		•		•	·	·	• •	•	·	•	• •					
						· ·																						
Pattern: N/A																	•	•			•	•						
						· ·					·					•		·				•		:				
	·																											
		\Pa	rt 1 /	<u> </u>														Γ					₽	·				
																					X=	-1 in			Y=	:1.1 in		

Minimize component properties panel, then select "Pin" tool in the upper right side of screen and place single pin, rotate it three times (select and "Ctrl+R"). Select line tool and place silk line of the symbol. Also it is better to use 0.05 grid to make this symbol.

Component Editor -	[C:V	Docum	nents	and	Settin	gs\Sta	nislav	.MA	IN Wy	Doc	ume	nts\[	DipTr	aceV	∕ly Li	braı	ries\n	nyfir	stlib.	🖃		X
Library Component Edit	View	Obje	cts La	ayer	Help																	
🛛 🗅 🖨 🔛 🖌 🛍 (	2	മറ	Q	Q	608%	-	0.05 i	n	•	$\square$	+	$\mathbf{i}$	$\overline{}$	<sup>¬</sup> □		0	<u> </u>	/ <	Авс	€	<i>.</i>	Ö.
M	Co	mpone	nt															_	1	•		
RES 400	· ·	·	<u> </u>	Comp	onent	Prope	rties		1								×		-] <del>(</del> ⊅	Ŧ	ю	×
САР			• •	•		• •		•		•	•	•	• •		•	•	• •		_	Laye	:rs	
ApdNot 4X	· ·			•						•		•				•						
	· ·			• •				•		·	•	•	• •	•	•	·	• •			-		
Net Port				•		• •		•			•		• •		•	•	• •			Layer	0	
necroit			• •	•		• •		•		•	•	•	• •	•	•	•						
	•	•		• •			•	•			•				•	•					•	
vcc				•		• •		•			•	•	• •	•		•			Ι.	aver	1	
								-											F		•	
																			4			
								. г														
								· Ľ	ť.													
Pattern: N/A																						
		Part 1	r											1				•				
	6	un 1												_				<u> </u>				
																X=0	.15 in		Y	=-0.1 ir	1	

Hide pin number by selecting "Component / Pin Numbers / Hide" from main menu. VCC symbol is ready.

Now please add component (Ctrl+Insert) and create GND symbol in the same way.

Select "Edit / Center Symbol" or "Ctrl+Alt+C" for GND because in our case its origin is not in the center, so you have to center it to make the part origin hidden by default in Schematic. Notice that we used 0.125 grid for GND symbol to make its graphics.



Notice that you don't need to attach patterns to net ports, because these symbols are used only to connect wires together without visual connection.

Save you library.

## 3.2.7 Using additional fields

Default component fields in DipTrace include RefDes, Value and Type. However, sometimes you need to add manufacturer's name, link to data-sheet, description or other field to the component. In this case you can use additional fields which you can specify by yourself.

Now select "Component / Default Additional Fields" from main menu. This dialog box allows you specify default fields and their values that will be added to all new components. For example, if you design the library of LT components, you can add manufacturer field and specify "Linear Technology" as its default value.

Please add Manufacturer and Datasheet fields: type "Manufacturer" in the name box, select Type: "Text" and click Add button, then type "Datasheet" or "Connect" (or another word, that can be understood as a link to a web-site) in the name box, select Type: Link, enter some link into "Default Value" box and click Add. Notice that you can also enter values directly into additional fields table.

Component Editor	- [C:\Documents	and Settings\Stanisla	v.MAIN\Wy Documents\Dip	Trace\My Libraries\myfi	rstlib 🗖 🗖 🚺
Library Component Edit	View Objects I	Layer Help			
🗅 😅 🖬 👗 🖻	🛍 ကြ က 🗎	<b>) Q</b> 979% 🖵 0.01	2 in 💌 📘 📐 🥆	> □ □ ○ ○ ∧ <	Авс 🔿 💉 🗱
纳	Component				
RES 400	1     : : : :   🕒	Component Properties		X	□⊕ 🗅 🖂 🗙
123 400					Layers
CAP					Ψ
AndNot 4X		Default Additional F	ields 🛛 🔀	]	
PIC18F24K20_SOIC					
VCC		Field Name	Default Value		Layer 0
- Not Port		Manufacturer	LT		
NetPort		Datasheet	http://www.alldatashe		-
Ŧ		]			
		:			Layer 1
GND		1 · · · · · · · · · · · ·		1	
		Add	▲ ▼ Delete	]	-
		Name:	Datashast		
		-	Datasneet		Layer 2
		l ype:	Link		
		Default Value:	http://www.alldatashr		-
		1			Lavor 2
attern: N/A		Add to All	Close		
					•
	\ <u>Part 1</u> /		<u> </u>		
				X=-0.3 in	Y=0.312 in

From now on all your new components will have such additional fields. Close the dialog box. Select "Component / Add New To Library" or press "Ctrl+Ins" to add a new component, then select it, maximize Component Properties panel using arrow in its left side and click "Additional fields" to see the list of additional fields for new component.



Now you can edit, add or delete additional fields to the component, however we will not do this with new component. Make right click on the new component in component table and select "Delete Component" or simply press Ctrl+Del to delete it. You can also select several components and delete them at once if necessary.

Comp	ponent Edi	tor -	[C:\Docum	ents and Sett	tings\Stanislav.M	AINW	ly Documen	ts\Dip1	Frace Wy	/ Libraries \my	firstl	ib 🗕 🗆 🔀
Library	Component	Edit	View Objec	ts Layer Help	)							
] 🗅 🖻	F 🖬 🛛 🐰	B <u></u>	<b>ໄ</b> ທດ	🔍 🍳 🕅	9% 💌 0.012 in	•	<u> </u>   <b>↓</b>   `	$\langle \gamma \rangle$	↗ □ [		🔶 A	lec 🕘 💉 🔛
		<b>#</b>	Componer	nt _								
RE	S 400			▼ Compone	ent Properties					X	- •	⊅ ≑ R ×
				Type: Free	<b>•</b>	3	Template:	None	;	-		Layers
	,AP			Width	0	in						
And	Not 4X			Die Consiner	0.1		Name:	Untit	led	ę		
PIC18F24	4K20_SOIC			rin spacing.	0.1	In	RefDes:					
v	CC			Left Pins:	0							
G	SND		:::::	Right Pins:	0		Value:			?		
						_	Dest					
				Part Type:	Normal	-	Part:	Part	1			
	ക്പ് Insert N	ew Cor	mponent		Pin Manager	Get fr	rom Library		▼ Additi	ional Fields		
Un	😚 Duplicate	e Comp	ponent				-		1.7			
	Insert Co	ompon	ents from Lib	rary		:: :	Manuract	urer				
	🗙 Delete C	ompon	hent			:: :	Datashee	:(	nttp://	www.alida		
	1 Move Un				· · · · · · · · · · · · · · ·							
	↓ Move Do	wn				:: :	bhA		• •	Delete		
	Move to	The Er	nd			:: :						
Pattern:	Width			•								
	Debuge te	Dreuie										
	Return to	revic				:: :						
			\Part 1/			-	1			•		
							-					V. 0.407.5

Select your capacitor. Notice that it has no additional fields, because we've created it before changing "Default Additional Fields". So we will add several new fields to it.

Click Add button, enter "Manufacturer" into the name field, select "Type:Text" and enter your company name into the value field, then click OK. Notice that you can simply press Enter key to accept and Esc key to cancel in all dialog boxes.



Add "Web-site" field in the same way, but select "Type:Link" and enter some real web-site address into the value field.

## 3.2.8 Spice settings

With DipTrace you can export your Schematics into LT Spice to simulate and see how it works. We will review this step-by-step later. Currently we will only specify that our CAP part is capacitor with some value and it can be added to Spice netlist. Please select CAP if it is not selected in the components table, then "Component / Spice Settings" from main menu. Select "Model Type: Capacitor", then double click in Parameters : Value (cell with "1uF" text) and edit value, press enter or just move focus to another field. In the Template field above you can see how this part will look in spice netlist. In our case pin-to-signal map is correct, however if you need to edit it for other components simply enter signal names into the table in left side of spice Settings window. List of available signals (as information) is located below that table.

Component Ed	Spice Settings		💵 nyfirstlib 💷 🔲
Library Component	aug 1/	Model Type:     Capacitor       Function:     none	
RES 400	<u>General</u> (	Template: C_C N+ N- 23uF IC=0 Parameters	Layers
œ— (—∞	Pin Signal	Parameter         Value           Value (Capacity, F)         23uF	
САР	1 (PLUS) N+	IC (Initial voltage, V) 0	Layer 0
AndNot 4X	2 (MINUS) N-		
PIC18F24K20_SOIC			
vcc			Layer 1
GND			
	Signal: N+		Layer 2
	Available Signals:		
Pattern: CAP100RF	n-		Layer 3
		Get Spice Model from Library	
+ •	Apply To:	Current Part	Layer 4
		OK Cancel	Y=0.312 in

Capacitor is very simple part, so we don't need specific model in text file or program to show how it works (just model type and capacity). However for transistors you can load models from external files (usually Spice models are available from manufacturer web-sites) or enter model text manually, if you know how to do that (see Spice Language documentation). Also there is SubSkt type where you can enter/load model of almost any part as the program.

"Get Spice Model from Library" button allows you load existing spice settings from another DipTrace component.

Notice that such dialog box is also available in Schematic program and you can define spice settings after completing (or during) schematic drawing.

We've finished designing our library, click OK to apply and close spice settings, then button with diskette icon in the upper left side to save your library and close Component Editor program.

#### 3.2.9 Library Verification

It is very important to verify your library for possible errors. We investigated work of our library designers and added all possible errors that can be found automatically to library verification feature.

In Component Editor select "Library / Library Verification" from main menu. In this dialog box you can see total number of components/parts/pins in your library and possible errors.

Library Verification	ibrary Verification 🛛 🔀				Components with "Electric=Undefined" Pins												X	
Quantity			Co	mpone	ents:						Pins	:						
Components:	6		BI	ES 400 CC	)						1 (1 2 (2	) 1						
Parts:	10		G	ND							- (-							
Pins:	48																	
Possible Errors																		
Without Patterns:	2																	
Similar Components:	not sor																	
Similar Pin Numbers:	0																	
Shorted Pins:	0			Save	Rep	ort										Clos	se :	1
Unconnected Pins:	0				_	_									_	_	_	
Unconnected Pads:	0																	
Thru Pads without Holes:	0																	
Undefined Pins:	3					-												
Pin Superposition:	0		•		•	•		•	•	•		•	•	•	•			
	Close	:																

The following errors can be found automatically:

1. Components without patterns – if you forgot to attach pattern to some component, keep in mind that some components may have only schematic symbol.

2. Similar components – checks if your library includes components with similar names. Notice that library should be sorted (Library / Sort Components by Name) to let this thing work correctly.

3. Similar pin numbers – if one or more pins have similar numbers (connected to the same pad). In 99% this is mistake in your component, please press "..." button and check pin numbers for listed components.

4. Shorted pins – if one or more pins are shorted by internal pad-to-pad connections.

5. Unconnected pins – if some pins do not have corresponding pattern pads. Sometime this may take place for correct components.

6. Unconnected pads – if some pads of the pattern are not used (there are no corresponding pins). This may take place for correct components.

7. Through pads without holes – in majority of cases this is mistake in SMD pattern, please check if pads are really surface-mounted.

8. Undefined pins – some pins have "Undefined" electric property.

9. Pin superposition – some pins are superposed on the symbol, in majority of cases this is design mistake.

To see details (list of components and pins) press "..." button. Also you can save list of errors to the text file and then correct library by that file.

#### 3.2.10 Placing parts

Open the Schematic Capture program, i.e. go to Start  $\rightarrow$  All Programs  $\rightarrow$  DipTrace  $\rightarrow$  Schematic. You should add your library to library toolbar first, so select "Library / Library Setup", uncheck "Get Libraries from Folder" box, press "..." button at the right side of active libraries list and open your library. Close the library setup dialog box to apply changes.

If the origin is shown press F1 to hide it. Usually you don't need origin to design schematics. However this feature works in the same way as in other package programs, so you can use it if necessary.

Now please scroll library panel to the right using arrow buttons on its right side or scroll-bar (small bottom-right arrow to display it), then select "My Library". Choose resistor in the component table and place it using left-click in the design area, the same with capacitor.

Notice that you can also place components using "Objects / Place Component" or the corresponding button on the objects toolbar. In this case you don't need to configure libraries via Library Setup dialog box.

Now we'll see, how to use additional fields of our capacitor. Please make right click on it and select "Links" from submenu. Now you can easily open web-site you entered. In our case it is "Connect".

Operation Schematics	and the second se	
File Edit View Obje	ts Verification Library Tools Help	
□☞∎률₲	🔋 🐰 🛍 💼 📭 🖙 🔍 🔍 🔍 🔍 200% 🖵 [0,1 in 🖵 🗼 🕂 🎟	M L 🖯 🛏 🠺 💌 🕮 🖩
	Viebau WD WINBOND Xicor Xiliny Zetev	
I TO TOSTID		
LED		Part:
AndNot 4x	. 🖅 🖧 "R1" 💦 👘 🖓 👘 🖓 👘	RefDes: R1
CAP-1	Optimize RefDes	Value:
GND	RefDes Renumbering	Type: RES-400
DIC 18E24K20	Connect	Additional:
FIC 101 24R20	Ctrl+L	Part Type: Part 1
	Attached Pattern	Marking 1: Default 🗨
, -C_};	Spice Settings	Marking 2: Default 🗨
	Replace Part	
RES-400	Pin Numbers	
VCC	Save to Library	Design Manager 👔 🌆 跑
	Update from Library	
All Parts 👻	🛛 🗤 🕂 Part Origin 🛛 🔸	
Place All Parts	Rotate Ctrl+R	
Auto VCC/GND	Flip	
Pattern: RES-400		Net pins:
	X Delete Del	
	E Properues	
	Sheet 1	
R1 X=-8,4 Y=16,4		X=-8,4 in Y=16,4 in

Notice, that colors you have can be different from the ones, shown on the picture.

You can also display additional fields as Part Marking from "View / Part Markings / Main (Additional) / Additional" or change via component properties window (right click on the component and select "Properties").



Select the multipart component from the component table. You have created the component with similar parts and power part. All similar parts can be placed using one item from part list (in our case "AN (4)") or in the same way as separate parts. To change the placement mode for similar parts, select "View / Group Parts" from main menu.

Power part can be placed automatically (if "Auto VCC/GND" is checked) or manually by selecting from part list and placing to the design area.

List of parts is not active by default, because "Place All Parts" box is checked. You can uncheck it to see the list of parts and place parts separately.

🕅 Schematic						
File Edit View Objects	Library Verification	) Programs Help				
0 🛩 🖬 🎒 🕼 🛙	1 👗 🖻 🛍	$ u \propto   \mathbf{Q}   \mathbf{G} $	200%	▼ 0.1 in ▼	k +   💵   °. ⊨	<b>₹</b> 12 🗠 🖷 🖽
TI Toshiba	Vishay	WD WIN	BOND Xi	cor Xilinx	Zetex Zilog	My Library
<b>M</b>		· · · · · · ·	· · · · ·		]	
RES 400		 <b>R1</b>				
САР		<b>□</b> 1 · · · 2	- <b>e</b> · · · ·			
5		c1				
	· · · · · · · ·	riathair iCeimia	devi i i i	· · · · · · · · ·	· · · · · · · · ·	
Andblat (Y	<b>.</b> 7	nother comp	uny			
		· · · · · · ·	· · · · ·			
GND						
			· · · · ·			
AN (4)						
AN (4)						
PWR .		· · · · · · ·	· · · · ·			
Pattern: DIP-14						
		· · · · · · ·	· · · · ·	· · · · · · · · ·		
	\Sheet 1			• • • • • • • • •		• • • • • • • •
					X=-2.1 in	Y=-0.7 in

Notice that active part and number of parts are shown in the component table.

Select "AN (4)" and try to place several parts to the design area. The program automatically selects the part from part group and place power symbol for the component.



Now we'll try to use Net Ports. Place more AN parts to receive two AndNot components (IC1 and IC2) and two power symbols. Then select VCC symbol from the library and place two parts, the same with GND. Connect pins. Notice that for net ports program shows Type (or "Name" from Component Editor). You can unite two net ports by defining the same type and two wires connected to the same pins of net ports with similar type. Move mouse arrow over the wire connected to VCC or GND and you will see, that all the, wires connected to the same symbols, belong to single net.



To rename the net, which connects VCC pins right-click on the wire and select the first item or right-click on the pin and "Net Name".

Notice that you can form multipart components from the separate symbols and attach patterns to them without using Component Editor. Simply check "Allow Parts" box in the component properties dialog box (right-click on the part, then "Properties") and define the same RefDes to symbols, then "Attached Pattern" button to define related pattern and pad to pin connections.

Also you can connect the pins to nets without wires (right-click on the pin, select "Add to Net", then select net, check "Connect without wire" and "OK"), unite nets by name (check box in the net properties dialog box) and connect pins to the net with similar name automatically (check box in the net properties dialog box). The last method is the fastest way to connect VCC, GND (if you plan to hide power nets and parts), CLK, etc.

These features are described in details below.

# 4 Using different package features

This part of tutorial includes the description of important features that were not reviewed above. However notice that tutorial doesn't include detailed description of all DipTrace features yet, we are expanding it step-by-step.

# 4.1 Connecting

## 4.1.1 Working with Buses and Bus Connectors

This section will show you how to use buses and connect sheets with bus connectors in Schematics. You can work with circuit we created in previous subsection of this tutorial, or create new one.

Select "Objects / Circuit / Place Bus" from main menu or the corresponding button on the objects toolbar, then place bus in the design area by defining its key points. Right-click and "Enter" to finish placement and right click to switch to the default mode. Move mouse over part pin, left-click, then move to bus and left-click to connect.

In the dialog box appeared, you can define the name of new net, connected to bus, or connect wire to one of existing nets (which are already connected to that bus). Notice, that colors you have can be different from the ones, seen on the picture.



We didn't connect our wires to existing nets, so now we have 4 separate wires (Net 0 - Net 3) not connected to each other via bus. You can change wire to bus connection at any time - move mouse to the wire segment connected to bus, right-click and select "Bus Connection" from the submenu. In dialog box we connected Net 2 to Net 3. Now you see that Net 3 is connected via bus.



Please add new sheet to the schematic. Select "Edit / Add Sheet" from main menu or press "Ctrl+L". You can see the list of sheets in bottom left corner of schematic main window. Select "Sheet 2" there.

Ochematics			and the second second	Second Second Second		- <b>•</b> X
File Edit View Objec	cts Verification	Library Tool	s Help			
D 🖨 🖬   🎒 🔖	🗏 👗 🖻 🛱	<b>]</b> ທ ດ   Q	Q Q 266%	▼ 0,1 in ▼	k + 💵 🖊 ใ ╞ ५	: №
TI Toshiba	a Vishay	WD V	VINBOND Xic	or Xilinx	Zetex Zilog VI	ad 🚺
LED 🥠					Net:	
AndNot 4x					Net Name:	Net 3
CAP-1					Net Class:	Default 💌
GND					Net Color:	Standard 🗨
DICAREDAVIOD						
PIC10F24K20						
, -L_J-;						
DEC 400						
RE 5-400						
VCC						<u>i II la</u>
					Net 0	
Part 1 👻					Net 3	
Place All Parts						
Auto VCC/GND					· · ·	
Pattern: RES-400					Net pins:	
	Sheet 1 She	et 2		1	· · · · · · · · · · · · · · · · · · ·	
	(SHEEL ) SHE				X=-8,4 in	Y=17,5 in

You can rename or delete the schematic sheet or insert blank one between two existing sheets using right-click on the tab in bottom left and selecting appropriate item from the submenu.

Select Bus Connector tool on the objects toolbar (or "Objects / Circuit / Place Bus Connector") in the top and place it to your empty sheet (it should have "Port 0" name), then change the sheet to Sheet 1 using tab below and place bus connector there (it should be "Port 1"). Then connect existing bus to bus connector: select bus tool, then left-click on the bus, move mouse arrow to bus connection point (blue circle) and left-click to connect. Notice that if bus is properly connected to the connector, the blue circle becomes green.



Move mouse over "Port 1", right-click, select the first item from submenu and rename bus connector to "Port 0" (which we placed on the sheet 2). You can see that box appeared around port's name. This means that current bus connector is connected to another one. In our case, bus from Sheet 1 is connected to Sheet 2.

Notice that you can also connect more than 2 bus connectors by defining the same name to them.



Select "Sheet 2" and create the bus connected to "Port 0" there.

Notice that the name of your bus is the same as the bus on Sheet 1, i.e. this is common bus. Now you can place parts on the second sheet and connect their pins to "Net 3" or any other net. You can also create new nets.

Schematics - [C:\Us	ers\Николай\Desktop\5 september connection rework.dch]		- 🗆 🗙
File Edit View Ol	jects Verification Library Tools Help		
0 🖻 🔒 🎒 🕻	. 📃 🐰 🗈 🛍 ඟ 🖙 🔍 🔍 🍳 🍳 🔍 242% 🖵 [0,1 in 🗨 🛛 📐 🕂 💵	IM 1. 🗠 🗟	10 m 👜 🛛
BAT Buzz	ers Cap_Nets Connectors Con_Sch Crystals Diodes Discrete	Disc_Sch Disc_	SMD 🔹 🔺
LED	Port 🖉	Part:	
		RefDes:	IC1
		Value:	
	· · · · · · · · · · · · · · · · · · ·	Туре:	PIC18F24K20
DES 0402	· · · · · · · · · · · · · · · · · · ·	Additional:	
RE3_0402		Part Type:	Part 1
RES_0603	C12IN1- RE1/INT1/AN10/C12IN3-/P1C	Marking 1:	Default 👻
RES_0805	//Vref-/CVref-/C2ll9882/INT2/AN8/P18 23	Marking 2:	Default 🔻
RES_1206	/Vref+/C1IN+ RB3/AN9/C12IN2-/CCP2	-	
RES_1210	KI/C10UT RB4/KBI0/AN11/P1D 25	1	
RES 2010	/SS/HLVDIN/CZOUT_RB5/KBI1/PGM_20 Net 0	Design Manager	a 💷
DES 2512	KOUTZRA6 RB6ZKBI2ZPGC Net 4	LI1 1 - AndNot 4x	V≣   4Ш¢ ⊑₀
RE3_2512		U1.2 - AndNot 4x	Ē
Part 1	1 во/тізскі на кала кала кала на кала на кала на к	U1.4 - AndNot 4x C1 - CAP-1	-
Place All Parts	I/CCP2	C2 - CAP-1 B1 - BES-400	
Mato Accident	1/P1A	IC1 - PIC18F24K20	-
Pattern: RES_0402	VSCL MARKEN MCLR/Vpp/RE3	Part pins:	
	(SDA		
	CK		
	DT		
	Sheet 1/Sheet 2/		
		X=-6,9 in	Y=16,2 in

#### 4.1.2 Working with Net Ports

We already tried to use net ports above to make VCC and GND connections. In the most cases they are used in that way, however you can also make multiple connections using net ports with several pins.

Place more parts on the second sheet, but do not connect their pins to the bus. Then select "Port\_Sch" on the library toolbar (notice that you can scroll libraries if necessary), find "Port 8" and place it to the design area.

Make connections from the parts to Port 8, then place Port 8 to the first sheet and connect the parts located on the first sheets to Port 8 too. Notice that net names connected to the same pins of Port 8 on "Sheet 1" and "Sheet 2" are the same, i.e. all wires connected to pin 1 of "Port 8" parts are connected, the same with other pins. You can connect or disconnect ports (i. e. easily change schematic structure) by renaming connector, or changing "Type" in net port properties (right-click, then select first item or Properties).



#### 4.1.3 Connecting without wires

Pins can be also connected without wires. In this case they don't depend on the sheet or part location. Move mouse arrow over the pin, that is not connected yet, right-click on it and select "Add to Net", in the dialog box shown select the net and check "Connect without Wire" box, then press OK. On the picture below you can see 2 pins connected to "Net 0" and "Net 1" without wires.



Now please scroll the design to blank area - we will try to connect pins to the net by name. Place single GND symbol from "Port\_Sch" library, then move mouse over its pin, left-click to start creating wire, then move mouse a bit up and press Enter key. Right-click on the wire segment connected to GND and select Properties.

Schematics -	[C:\Users\Ни	колай\Desktop	>\5 september	connection rework.dch]	
File Edit Vie	w Objects	Verification	Library Too	s Help	
🛛 🗅 📂 🖬	a	🖻 🛍	က က 🍳	🔍 🔍 242% 💽 0,1 in 🗨 🕞 -	+ 💵 🏘 ใ 🗠 ୟ 🕾 🔤
AD	Agilent	Allegro	Altera	Net Properties	press Dallas
AD1317kz	<b>#</b>			Name:	
-1	· · · · · · · · · · · · · · · · · · ·			GND	GND .
				☐ Rename Related Wires Only	Default 💌
				Connect Nets by Name	Standard 💌
AD1317KZ				Connect Net to Pins by Name	
AD13280AZ			<b></b>	Elabel Nat far Hiersrehn	
AD1555AP					
AD1555APRI	- I			Net Class: Default	
AD1555BP				Class Properties	
AD1555BPRI	L .			Type: Normal	ager 🔬 🏢 🗘
AD1556AS	-			Trace Width: by PCB	Not 4x
Part 1	<b>–</b>	· · · · <b>·</b>	<u> </u>	Clearance: by PCB	Not 4x
Place All Pa	arts -	<mark>.</mark>	<u> </u>	Edit Classes	
Pattern: CLCC-	16717.38			Hide Wires as Power or Ground	
=				Apply To: Related Wires	•
					1
				Lancel	
		heet 1 \Sheet	2	4	
GND					X=-8,6 in Y=14,1 in

In the Net Properties dialog box rename net to GND and check "Connect Net to Pins by Name" box. Press OK to apply changes and close the window.

Now select "AD" (Analog Devices) library, find "AD1317KZ" (type "AD1317" in the field above and press Enter) and add it a few times.

Notice that all GND pins of placed component are automatically connected to GND net without wire. Also when you change that property for the net, the program checks all existing parts for free pin which name is the same as net name.

This feature is the easiest way to connect pins which have the same name for all schematic. These can be power, CLK pins or even data buses.



In Schematics you can logically connect nets on different sheets without net ports or buses. It's possible with simple "Connect Nets by Name" feature. Just choose some net from Sheet 1, remember it's name (in our case it's Net 14). Then go to Sheet 2 and right click on the net, you want to connect to net from the first sheet. Select "Properties", type in the same name as the net on the first sheet ("Net 14"), check "Connect Nets by Name" and press OK.



Notice that you can't connect nets by name on different levels of hierarchy. For that purpose you can create global nets. We will learn how to use them later in <u>Hierarchical Schematics</u> 207 subsection.

## 4.1.4 Connection Manager in Schematic and PCB Layout

One of the ways to make connections in Schematic and PCB Layout is connection manager. To open it select "Objects / Connection Manager" from main menu in Schematic or "Route / Connection Manager" in PCB Layout.

Open connection manager in the Schematic where you are in. Select some net in the box above the window, you will see all its pins. Now you can easily add/delete pins to/from the net. To add pin select part and its pin below, then press "Add". Notice that only free pins are shown there, so if you can't find the pin you need, it is already connected (maybe to another net). Also you can create new net by pressing "+" button.

```
"..." renames current net and "X" – deletes it.
```

🕅 Schematic		
File Edit View Objects	Library Verification Programs Help	
🛛 🗅 🖨 🖬 🎒 🖪	□ \$\lambda \u00eb 20% \u2064  0.1 in \u2064  \lambda +  \\10000	1. 1: 국 12 📼 🁜 🌐
Display_Sch Opto_S	ch Port_Sch Spice Transistor Actel AD Anilent	Allegro Altera 🔹 🔺
AD1317	is Connection Manager	► F
	id 20 Net: GND + X	
	Part Pin	
AD1317KZ	NetPort8 GND(1)	
AD13280	U1 GND(7)	
AD1555AP	······································	
AD1555APRL	U3 GND(7)	
AD1555BP		
AD1555BPRL	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · ·
AD1556AS		
AD1556ASRL		· ⊒−−−−↓E·····+V ₽ · ⊒−−4 F·····
AD1580ART		· G 15 LEA · · · · · ·
Part 1		
Place All Parts	Add to Net:	- 9 LEB QA 14
Auto VCC/GND	· · · · · · · · · · Part: C1 v	$\overline{QA}$ $\overline{QA}$ $\overline{QA}$ $\overline{QA}$ $\overline{QA}$
Pattern: SOP-16/W13.2	2	
		VINB VINB 11
	UK Cancel	
		· · · [].
	\Sheet 1\Sheet 2	
	د	X=0 in Y=-0.2 in

Press OK to apply all changes you made and close connection manager or press Cancel to close it and recover old net structure.

## 4.2 Reference Designators

Now we will work with schematic examples located in My Documents / DipTrace / Examples folder.

Open Schematic\_2.dch file from Examples folder.



On this Schematic you can see different types of pin connections made by our electronic engineer, however our goal is to make some experiments with reference designators to show you how it works.

Current Schematic contains 23 capacitors from C1 to C24 (C19 is missing), but when trying to edit you probably need to insert for example C5 somewhere. So please try to place a capacitor from the library you recently created (My Library). It will be our C5, but currently it has C19 designator. Right-click on that capacitor and select the first item from submenu, enter "C5" and press OK. Program will show the warning message, but also suggest to rename the component with shift of RefDes numeration. Choose "Yes".



The capacitor was renamed to C5 and old C5 became C6, etc. till C18 > C19. Now you can see in connection manager that C19 designator is not missing, because you inserted C5 and C5-C18 were shifted. In the same way you can place any component and rename its designator with shift of other ones.

Now please rename your C5 to C30, then check capacitor designators in design manager (F3 to show/hide it and use "sort components" button) – C5 and C25-C29 are missing. To correct this issue simply right-click on any capacitor and select "Optimize RefDes / RefDes C" – C30 become C24. And the reason is simple – while optimizing, the RefDes program removes all empty places in the designators array, so C6-C24 become C5-C23 and C30 becomes C24.



But what if we need to renumber Reference Designators on our schematic to make it simple to navigate through design. For that purpose DipTrace has a convenient "RefDes Renumbering..." tool. In main menu choose "Tools / RefDes Renumbering...". In RefDes Renumbering window you can specify how renumbering will work - in rows or columns and choose how DipTrace is going to count components, while renumbering. As you know, there are components of different sizes in our schematic. If we choose "Top-left" in Component Position section of the window, DipTrace will renumber components, based on the position of the top-left corner of the components. If you choose "Origin" it will use origin of the components will be renumbering goes from left to right and from top to bottom. Press OK and components will be renumbered.



If you need to renumber only components of one RefDes – just right click on one of the components and choose "RefDes Renumbering..." from the submenu. You will see the typical RefDes Renumbering window, but you'll be able to apply renumbering to current RefDes, or to all components. You can also use RefDes renumbering tool in PCB Layout.

Now please close your Schematic without saving and run PCB Layout module, then open PCB\_2 file from Examples folder. Rename C8 and C10 in the upper side of the board (you can use Design Manager to find them – double click component name to find component in the design area) to C28 and C30 (right-click on the component and select first item). Select "File / Save As" and save changed PCB file somewhere.



Close PCB Layout and open Schematic Capture again (notice that you can open it directly from PCB Layout by selecting "Tools / Schematic" from main menu, however we don't recommend to do this on Win 98/ME).

Open Schematic\_2.dch file and find C8 and C10. To find it you can use design manager or press Ctrl+F (or select "Edit / Find Object" from main menu). Type "c8" and press Enter to find it, C8 will be placed in the center of design area and highlighted.



Notice that you can minimize "Find Object" window by clicking the arrow in its upper-left and use it while editing your design without showing all parameters.

Zoom In the schematic to see C8 and C10 better.

Notice that PCB\_2 is the design related to Schematic\_2 and we have renamed these capacitors in it. We can rename them here too, but what do you think, if while designing complex project you renamed a few hundreds of components (according to their positions on PCB) and don't remember their old designators.

In this case we can use Back Annotate feature, so please select "File / Back Annotate" from main menu and the PCB file you saved in open dialog box. Notice, that net names and net classes are also back annotated from PCB.

Now you can see that all designators in Schematic (in our case C28 and C30) are changed according to PCB.



## 4.3 How to find components in libraries

DipTrace 2.2 includes thousands of components in standard libraries and we enlarge these libraries step-by-step. The libraries are formed by manufacturers and components are sorted there. However sometime we don't know the manufacturer of some component or it may be produced by number of manufacturers or we don't know its full name, but only digits in the end of its name, etc. To make searching components easier all DipTrace modules have special feature.

If you are in Schematic, go to "Objects / Find Component" from main menu. For example we need some component that contains "232" in its name, but we don't remember other characters or letters, because a friend recommended it about a month ago. So type "232" in the "Name" field and press "Find Now".

In several seconds the program shows 194 components, which contain "232" in their names, in the list of results. You can also preview the component, its pattern and library where it is located. You can place the selected part of the component directly from search window by pressing "Place" button.

Notice that we have searched Active libraries, however you can select the libraries you want or search all known libraries (select appropriate item in "Search In" group).

The library list is active only if "Search In: Selected" is activated.



Notice that you can search component libraries in Schematic and Component Editor ("Component / Search in Libraries") and pattern (footprint) libraries in PCB Layout and Pattern Editor ("Pattern / Search in Libraries").

Also search function is included into all placing/inserting etc. dialog boxes, where you may need to search libraries for components or patterns, however those dialog boxes allow you to search through their library lists only.

## 4.4 Electrical Rule Check

Electrical Rule Check (ERC) feature helps you to reduce the probability of error while designing schematic. Run the schematic module if you are not there and open Schematic\_2. dch from Examples folder. First of all we should define electrical rules, so select "Verification / Electrical Rule Setup" from main menu.

In the dialog box shown you can define incompatible pin-to-pin connections (may cause error or warning while running ERC) by clicking in the grid cells with green, yellow and red squares. "Pin Type" item in "Rules to Check" box means checking pin-to-pin connections defined in the grid; "Not Connected" - looking for free pins that are not connected; "Only One Pin in Net" – looking for nets with only one pin, i.e. the net that make no sense may be potential error in net structure; "Short Circuit" – looking for Power to GND connections, you can define the mask for power and ground pins in "Power Pins for SC" group.



Keep all settings without changes and press OK to close the dialog box.

Now select "Verification / Electrical Rule Check (ERC)" from main menu. If you make the check for Schematic\_2, it should show one warning for "Bidirectional to Output" connection and errors on "Not Connected" pins. To localize the error on schematic double click on it – in case your resolution is big enough, you will see the net and pins highlighted in the design area. You can correct the errors and rerun ERC without closing ERC results window.


Notice that if you want to correct not connected pins error, you can specify pins, that are really not connected (i.e. ERC must not report them). Right click on one of the pins and select "Not Connected" from the submenu to block the pin from connecting to any net and ERC.

# 4.5 Bill of Materials (BOM)

DipTrace Schematic module has BOM feature that allows you to customize columns and rows, add tables or pages to existing project, export files to Excel CSV format or save as text file with appropriate table formatting.

Select "Objects / Bill of Materials" from main menu. Specify "Table Rows: Component Type", add the columns with settings you can see on the picture below, select "Create On: New Sheet" and "ISO A4" in the sheet template box. Check "Adjust by Width" to stretch the table accordingly to page width. Press "Place Table" button to add new A4 sheet with ISO title and BOM table to your project.



The BOM dialog box will be closed and new sheet added to your design. Select "Sheet 2" display titles and sheet using "View" menu and edit the row height and number of lines for cells, where the length of strings exceed column width (left-click in the appropriate cell, then change text and row height).

Schematics - [C:	VDocuments and Se	ettings\Stanis	slav.MAIN\M	y Documents\DipTra	ace\Examp	les\Schematic_2.de	ch] 💶 🗆 🗙
	tts Library Verificatio	n Programs	Help Q Q 12	7% <b>▼</b> 0.1 in •	-	- 0 1 2 2 3	<b>₩</b>
Connector Con_	Sch Diode	Discrete	Disc_Sch I	Disc_SMD Display_S	ch Opto_9	Sch Port_Sch	Spice
å	<b>M</b>						· · · · · · · · · · · · · · · · · · ·
			Cell Properti	es			
DB15F DB15M			Text: R1 R1 P7	, R10, R11, R12, R13, 4, R15, R2, R3, R6, 88 - 89	_		3
DB25F DB25M		C1, C11,	Align:	Left	•	Pattern	Number of I
DB37F DB37M		A C12, C1 C30, C4	Font Type:	Vector	•	led	2
DB50F DB50M		C15, C1 C21, C2	Caluar Web		Font	led	2
DB9F	<ul> <li></li></ul>	J10, J11, J2	Row Height	: 0.6	in in	led	34
Place All Parts     Auto VCC/GND		. J4 J5	0	Cancel		2X3	6 4
Pattern: DB15F		J8 Q1, Q4, Q	25	Jump4+2	Jum SOT	ip4+2 -23/Y0.95	6 3
⊕ ********	]	Q2, Q3	R11, R12, R13	MMBT2907LT1 NRES R15, R2, R3,	RG, RACAR	-23/Y0.95	3
Bill of Materials	\Sheet 1 \Sheet	2			j svr	V-2 7 in	V-1.9 ip

Now we have BOM table on the additional sheet, which we can print with the project.

📽 Schematics - [C:\Documents and Settings\Stanislav.MAIN\Wy Documents\DipTrace\Examples\Schematic_2. dch] 👘 🗐 🖾 🔀									
File Edit View Objects Library Verification Programs Help									
□☞■●집目 % 階層 ∽ ~ 免免役 105% ▼ 0.1 in ▼ ┣ + ⑪ ℃に見 2 座 ● ■									
Connector Con_Sch Diode Discrete Disc_Sch Disc_SMD Display_Sch Opto_Sch Port_Sch Spice									
	<b>#</b>				· · · · · · · · · · · · · · · · · · ·	3	<b>4</b> :	<u> </u>	
<b>FGR</b>		::	: : : : : : : RevNo Rev	vision inote:			Daté 🖾 🖾 Signat	ure Checked	
				Туре	· · · · Pottera · · · ·	Number of F	ins Quar	atity	
		· · · · ·	C1, C11, C13, C2, C22, C23, C6, C9	CAP	smd@805	2	8		
DB15F		Ä	C12, C14, C16, C28; C30, C4, C5, C7	CAP1000AP	Untitled	2	8	<b>A</b>	
DB15M		: :	C15, C17, C18, C20; C21, C24, C3	CAP 100RP	Untitled	2	7		
DB25F		11	Ji	FH12-306	/h12-30s	30		<del></del>	
DB25M		::	J10, J11, J3, J9	JumpiX3	Untitled	3	4	· · · · · · · · · · · · · · · · · · ·	
DD37E		::	J2	isp	isp	6			
DD3/F			J4 · · · · · · · · · · · · · · · · · · ·	j4	Jump2X3	6	1		
DB37M			Js	Jump2X3	j5	4	1		
DREAE		В	J7	DB9F	DSUB-1.385/2H9- · · ·	11		<u> </u>	
DDSOF		::	J8	Jump4+2 · · · · · · · ·	Jump4+2 · · · · · · · ·	6	<u>····</u> 1 · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	
DB50M		::	01, 04, 05.	MWBT2222LT1	SOT-23/Y0.95	3	3	· · · · · · · · · · · · · · · · · · ·	
DB9F		11	02, 03	MMB1-2907L-11 · · · · · ·	501-23/10.95	3	2	· · · · · · · · · · · · · · · · · · ·	
0031		÷	R1, R10, R11, R12, R13, D					· · · · · · · · · · · · · · · · · · ·	
Part 1	-	11	R7, R8, R9	KE3	GRØDØ3	2	13		
Place All Parts		::	111	M24C64MN1	50F-8/W2.9	R	1		
Auto VCC/GND		: :	U2	ATmega16L-8AC	0FP-44/10x10/X1.6A	44	1		
		C	U3	MAX232AGWE	SOF-16/W6.1	16		c:	
Pattern: DB15F		:	IJġ	MC7805CT	SFM-37W10.3	3	1		
		::	x1	CRYSTAL	HC49	2	1		
	- I	11				15.3.	56		
		<u>\</u> S	heet 1 \Sheet 2		•			•	
							X=2.2 in	Y=5.6 in	

Also notice that you can place the table to the same sheet with Schematic: select "Create On: Current Sheet", press "Place Table" and choose table location after closing the dialog box (left-click on design area). If you have multi-sheet schematic with many components, then it is possible to create separate table for each schematic page.

You can export file directly from BOM dialog box or from the placed table after editing it (for example you need some columns that can not be inserted via BOM dialog box). Tables in Schematic and PCB Layout can be easily saved to CSV or text with formatting: right-click on the existing table and select "Save to File" from table submenu.

## 4.6 Importing/Exporting netlists

DipTrace allows you to create netlists of different formats to transfer them to other software packages, and import netlists from other programs. Also exported netlist can be used to review net structure of schematic file via notepad or other text editor. To export netlist in Schematic select "File / Export / Netlist" from main menu and netlist type. A netlist will be created from the drawing opened in the current Schematic window.



Let us see how to import a netlist in Tango format created by other program. To do that, open a new document in PCB Layout and select "File / Import / Netlist / Tango netlist", then select tango\_1.net file from "My Documents / DipTrace / Examples" folder and open it. Program is trying to find patterns included in the netlist (please wait some time). Then a window with listed components, their RefDes and pattern names appears.

SPCB Layout								
File Edit View O	bjects Library Route P	acement Veri	fication Layer	Programs Help				
0 🖻 🗐 🖨	) 🖪 🛛 🕹 🖻 🛍	ю си <b>(</b>	<b>् ्</b> ् 20	1.27 mm	-	🙂 +	Top Side	• • • •
$\square \land \land \square \blacksquare$	🔿 🔿 🗸 🏠 Abc 🔜	Top Assy	•	R 🎾 🏝 🗼 🖬	N 🖸	/ 🞬 🔤	эр 🔽 🛛 🕻	n 🗞 🖓 🖪
GENERAL	SMT BGA	BQFP	BRIDGE	CAN CAP	CAP	_SMD	CDFP CON	_MISC 🚺 🕨 🔺
	M							
		Import - C	: Wocuments	s and Settings\Stan	is 🗙			
( <b>D</b> 0)		Componer	nts					
		RefDes	Pattern	Туре		· · · · · · · ·		
CAP100		C41	CAP 225	C 225			· · · · · · · · · · · · · · · · · · ·	
CAP1000AP		C40	CAP 225	C 225				
CAP100RP		R31	SMD1206	RES1206	_			
CAP1200AP	-	H3U D22	SMD1206	RESI206	_			
CAP200	-	B32	SMD1206	BES1206	~			
CAR200RR	_	Battern:	0000	-				
CAF200KF	-		Inone					
CAP250	-	Library:						
CAP250RP	_		Import	Cancel				
CAP300								
CAP300RP								
CAP350		· · · · · · · · · · · ·						
CAP400								
CAP400AP								
CAP450		· · · · · · · · · · · · ·						
CAP500				· · · · · · · · · · · · · · · · · · ·				
CADEAAAD								
							X=8.89 mm	Y=33.02 mm

So in the first column we can see RefDes of components, in the second column their patterns, and in the third column type of components. If the program couldn't find the pattern for the selected component, then "none" text appears in Pattern field below. For example, component C41 that comes first in the list has CAP 225 pattern that isn't included in DipTrace libraries. In this case you need to choose a library containing that pattern (probably you will need to create that pattern by yourself) or select an alternative pattern, if possible. To attach pattern to a component, click Add.

In the appeared window you need to choose a library and a pattern in it, then press OK. The selected pattern will be attached to component 41. Its name and the name of library are shown in Pattern field and Library.

Also notice that you can attach patterns to components by type or to all components, that have the same pattern property at once. Now please add patterns to all components in the list using this feature (if you want of course as this will take much time). Notice that components with attached patterns have "star" symbol at the end of pattern name. If a component doesn't have a pattern attached, it simply won't be imported. That's why you need to make sure that all components have attached patterns.

You should also remember that pin numbers and their quantity for component in netlist and pad numbers of the attached pattern should match.

After that click Import to complete import. If your netlist has components without attached patterns, appropriate message will be shown. Select "No" to cancel importing and attach all

patterns or "Yes" to import without some patterns.

## 4.7 Saving/Loading Design Rules

In <u>"Converting to PCB</u>" [28] section of this tutorial we mentioned, that you can use Schematic rules, or load rules from any PCB layout, while converting your circuit to PCB.

Now we'll try to create a new layout. Press "File / New" from the main menu, or just press "Ctrl+N" hot keys. In pop up window you can choose to create an empty layout, or use settings from the previous project.

⊗ PCB Layout	
File Edit View Objects Placement Route Verification Library Tools Help	
🗋 🗅 😅 🔚 🎒 🐧 🗐 3D 👗 🛍 🛍 🗠 🗠 🔍 🔍 🍳 🍳 249% 💽 10,006 in 💽 🗼	📷 🕂 📋 Top Side 💽 🏘 🛛
📗 🔪 🗅 🗖 🔿 🔷 🎶 🏠 Top Assy 🔄 🖉 🛰 🏤 🕨 💣 😒 🤴 🖀	Тор (1) 💽 📴 🛱
GENERAL BGA DIP_P CAP_SMD CQFP CRYSTAL DIODE DIP	DIP_P IND_SMD
AA	ayers Objects Properties
	Top Assy     Top Silk     Top Mask
SOIC-8/150mil	V Top Paste
SOIC-8EP/150mil New Layout	🗸 🗾 Top (1)
SOIC-8/209mil	Bottom (2)
SOIC-8/300mil  © Use Rules and Settings from Previous Layout	Bottom Paste
SOIC-14/150mil	Bottom Silk
SOIC-14/209mil	V Bottom Assy
SOIC-14/300mil OK Cancel	📫 📑 Current Only 🗨 🝙
SOIC-16/150mil	)esign Manager .= 💽 🔹
SOIC-16/209mil	
SOIC-16/300mil	
SOIC-18/300mil	Component pins:
SOIC-20/209mil	exception of the particular
SOIC-20/300mil	
	X=-0,137 in Y=1,026 in

Check "Use Settings from Previous Layout", press "Browse", select the \*.dip file of our layout, that we've been working with, during this tutorial. Press "Open" then press OK. you'll notice, that the project is new, but you have all the layers, via styles and net classes from your previous PCB Layout.

🎸 PCB Layout	_	
File Edit View Objects Placement Route Verification Library Tools Help		
🗅 📂 🔄 🎒 🐧 🗐 3D 🐰 🗈 🛍 🗠 🖂 🔍 🔍 🔍 249% 🔽 0.006 in 💌		📺 🕂 📋 Top Side 🔽 🚧 .
🛛 🔪 🗖 🗖 🖉 🗛 🖓 🗛 🖓 🖓 🖓	<b>₽₽₽</b>	📽 Top (1) 💽 📴 🕵 🛒
GENERAL BGA DIP_P CAP_SMD CQFP CRYSTAL DIODE	DIP	DIP_P IND_SMD (
A4		Layers Objects Properties
		Top Assy
		🗸 🔲 Top Silk
		V Top Mask
SOIC-8/150mil		Top Paste
SOIC-8EP/150mil		Тор (1)
SOIC-8/209mil		Tutorial Layer (2)
SOIC-8/300mil		Bottom (3)
SOIC-14/150mil		Bottom Mask
SOIC-14/209mil		Bottom Silk
		🕂 📑 🛛 🔽 🗖
SOIC-16/150mil		Design Manager 👌 👔 🛰
SOIC-16/209mil		
SOIC-16/300mil		
SOIC-18/300mil		Component pins:
SOIC-20/209mil		
SOIC-20/300mil	<b>▼</b>	
		X=-0,153 in Y=1,486 in

In DipTrace you can save your settings (layers, via styles, net classes) separately from your PCB layout in one file. Just go to "Route / Save Rules", enter the name of the file, and press Save. You can use Rules and settings from this file, while creating new project, or load them later – go to "Route / Load Rules" and choose \*dip or\*rul file.

## 4.8 Spice simulation

DipTrace doesn't have its own simulator, however it allows you to define spice settings and export netlist to any simulation software. We will try to simulate <u>astable flip-flop schematic</u> shusing LT Spice. We would recommend to use LT Spice for simulation as it is free and comparable (or even better) to expensive professional simulators. However if you have another program, you can use it too.

Now please run Schematic program and open "My Documents / DipTrace / Examples / Spice / Astable\_Flip\_Flop\_Spice.dch ". We have already defined all spice settings for this schematic, however, we will review a couple of parts to learn how to do that. Right click on C2 capacitor and select "Spice Settings" from its sub-menu. Defining capacitor is very simple: you should select "Model Type : Capacitor", enter value into parameters table (in our case 22uF) and specify positive and negative pins. To specify pin you should enter value into pinto-signal table in the left side, list of available signals is located below.

Notice that you can enter parameters directly into table cells. Template field shows how the component looks in spice netlist. You can also scroll that field to the right.

🔾 Spice Settings			
	Model Type: Function: Template: Parameters	Capacitor none C_C2 N+ N- 22uF	▼ ■ ■
	Parameter		Value
Pin Signal	Value (Cap	acity, F)	22uF
PLUS (PLUS N+	IC (Initial v	oltage, V)	0
Signal: N+ Available Signals: N+ N-		Get Spic	e Model from Library
Apply To:	Current Part		
	ОК	Cancel	

Now try to select any different model type (for example Current Source). If you selected current source, you can also specify its function (select PWL):

Y Spice Settings			
	Model Type: Function: Template: Parameters	Current Source none PULSE() SIN() EXP() PWL() SFFM()	<b>•</b>
	DC (Value)		1
	AC (Magnitur	le + AC Phase)	
			00
Signal: N+			
Available Signals:			
	<u> </u>	Get Spice Model (	from Library
			-
Apply To:	Current Part	•	
	ОК	Cancel	

Enter number of points for PWL function and click OK. Now you can see it's possible to enter points in parameters table one-by-one. Different functions require different parameters (amplitude, phase, etc.). See detailed description in Spice language documentation. Ok, now return back to capacitor, define its value and click OK.

Capacitor and function don't require additional model description, so we simply define parameters for them. Now please right click on Q1 and select spice settings, you can see that "Model" tab appeared near "Parameters", select it. Here you can enter model text or load it from external file, some component manufacturers publish spice models for their components, so you can use them.

🕅 Spice Settings		
B	Model Type: Function: Template: Parameters	BJT
PinSignalC (C)NCE (E)NEB (B)NB		JT NEN(IS=20.03FAI=3 Eg=1.11 Vdi=30.7 DI=4.232K
Signal: N+ Available Signals: NC (collector) NB (base) NE (emitter) NS (substrate)	Load	Save Get Spice Model from Library
Арріу То:	Current Part	Cancel

Also notice that you can get all spice settings from another DipTrace library ("Get Spice Model from Library" button). Click OK or Cancel to close the dialog box.

The file we loaded doesn't have valid spice model for power source and we should define it, so right click on B1 and select Spice Settings. You can see that we have voltage source, but no valid function. Please select "Function : Pulse", then define Pulse V2=5, Pulse PW=20s, Pulse PER=30s. Click OK, now we have voltage source that produces 5V during first 20s, then 10s interval, etc. All things are ready.

Select "File / Export / Spice Netlist" from main menu. In the small dialog box shown select GND net (this is our zero point) and specify ".TRAN 0s 30s 0.1s" in "Commands" - this means simulate from 0s to 30s with 0.1s step. Notice that you can also define/change commands directly in LT Spice. Click OK and save .cir file somewhere.

Spice	×
GND Net: GND	-
Commands:	
.TRAN 0s 30s 0.1s	
·	
OK	Cancel

Now please run LT Spice. If you don't have it yet, you can download it from <u>http://www.</u> <u>linear.com/designtools/software/switchercad.jsp</u>

Select "File / Open in LTSpice" and open .cir netlist you just saved (notice that you should select correct "Files of Type"). You can see netlist in text format. Select "Simulate / Run" and close error log window. Select "Plot Settings / Visible Traces" and choose led1. Now you can see something like this:



This is current on LED1. As we can see it works during first 20 seconds, then has 10 sec interval. Now you can also add other signals to see how they work, etc.

#### 4.9 Checking net connectivity

One of the most important features to verify your design before prototyping is net connectivity

check. It allows you to check if all nets are connected and reports all isolated areas (not depending on connection type: traces, thermals or shapes).

Now please run PCB Layout module and open "PCB\_2.dip file" from "C: / Program files / DipTrace / Examples" or another place, where you installed the program. Select "Verification / Check Net Connectivity". In the dialog box you see you can define objects that will be used as connectors while checking connectivity, typically it is recommended to keep all boxes checked. Press OK.

You will see the progress bar, then "No Errors found" message, so the design is correct and we will make a few errors to see how the feature works.

Select "Edit Traces" tool on the route panel, then move mouse to the trace that connects C16:2 to via and GND copper pour in Bottom layer, right-click and select "Unroute Trace" (connection will be hidden in this case because of copper pour).



The second error will be isolated copper pour area. Switch to Bottom layer and scroll to bottom right corner of the design. Now place two shapes (arcs or lines) to the signal layer (appropriate box on drawing toolbar) to isolate one of the vias and update copper pour (right-click on its side and "Update").



This is a simple situation you can find by yourself, but if you have complex design with number of layers and thousands of pins, isolated copper pour areas and non-connected pins can be unnoticed.

Now select "Verification / Check Net Connectivity" and click OK. You can see connectivity check result which reports Net 7 as broken one with 3 areas: first area is copper pour and all pins connected to it, second is C16:2 (our first error with SMD pad) and third one is isolated copper pour area.



To make further correction process more comfortable, you can save result to the text file.

## 4.10 Placement features

DipTrace has advanced placement features and integrated auto-placer to make placement after converting to Schematic and placement optimization easier. We will see how these features work using one of our examples. Now please run PCB Layout module, select "File / Open and open "My Documents / DipTrace / Examples / Schematic\_4.dch". Now you can see something like on the image below and it is necessary to spend some time to place all that components to their places inside board outline manually.



Now we will import board outline from DXF. Select "File / Import / DXF" from main menu and open "My Documents / DipTrace / Examples / outline.dxf" file. In the dialog box shown you can see DXF file we plan to import. Select "Board Outline" layer and "Convert to: Board Outline".



By the way you can fill closed areas and cut holes in them using embedded closed areas if necessary (usually DXF designs are made from outlines without fill). This features works for copper and mask/paste layers only.

Select "Import mode: Add" to add board outline to existing layout and press "Import" button in the Upper-Left of the DXF window - now you can see board outline, but the components are still messed. First we will arrange components a bit, select "Placement / Placement Setup" from main menu:

Placement Setup		
Placement Grid:	1	mm
X Spacing:	3	mm
Y Spacing:	3	mm
Board Spacing:	3	mm
🔽 Allow Pattern Rota	ation	
🔽 Place Patterns Ou	tside the Board Ou	tline
🔽 Use Pattern Spaci	ngs	
🔲 Increase Placeme	nt Quality (reduces	speed)
OK	Cancel	

Check "Place Patterns Outside the Board Outline" box to arrange components near board outline. Other things you can keep as is or simply make the same settings as on picture above (notice that values are in mm, you can change units from "View / Units"). Click OK to apply changes and press "Arrange Components" button on the placement tool bar or select "Placement / Arrange Components" from main menu:

PCB Layou	t																		
File Edit View	Objects	Library	Route	e Pla	cement	Verific	ation La	ayer I	Program	s He	lp								
🛛 🗅 🚅 日	ð 🖪		6 🖻 (	2		Q	ର୍ଷ୍	104%	. 🔽	1.27	7 mm 🗖	-	- <b>1</b>	-   🖸	Тор	Side	•	۵ 🖌	0
$   \land \neg \Box $		> ^/	🛆 Авс		Top Ass	у	╺	<b>∿ &amp;</b>	१ 🏏 १	<b>*</b>	۵		1	Тор	ŀ	-    L		ê oğ	<b>B</b>
GENERAL	SMT		BGA		BQFP	В	RIDGE		CAN		CAP	CAP	_SMD	CD	FP	CON	MISC		▶ ⊿
	M																		
								~	<u></u>										
		/																	
		1																	•
CAP100																			
CAP1000AP	•																		
CAP100RP												+	±🕞 [	<u> </u>	• <u>(</u>				•
CAP1200AP	•												] 6.	⊸	9 ⊞		7	T.	
CAP200												Q	$\overline{\neg}$						4 –
CAP200RP												000	Ó	100	5 0 0 0 0 0		) Also	R	Ц
CAP250												P	71	$\mathbb{N}$	Ŧ	Æ			
CAP250RP												000	X	Þ	X	A	۲.		
CAP300												2		O	1000	Q		B	
CAP300RP												800	10000 1111					000.0 10000	24
CAP350												É	AX.	<b></b>	1		<u>.</u>	Æ	1
CAP400			1									Þ	79	SÅ		a. 6 a i	<u> </u>	L.M.	K I
CAP400AP								_				٩	Ċ.	2	P-C			11	
CAP450			. L					Γ.											
CAP500													_						-
CADEMAN	<b>™</b> .	•												Y-14	10 86 ~		V-10	5 41 mm	

All components are now located in one place near board outline. Select "Placement / Placement by List" from main menu, then try to select some component from the list (left click) and move mouse to the board outline (without holding left button), click inside the board outline to place the component you selected.



Notice that component disappears from the list (the list shows only the components that are outside the board outline). Now please place U1, U2, U3, J1, J8, J12, RN1 and RN2 in such way (you can optimize connections using F12 or hide them from Objects tab of design manager). We suppose that those components have fixed positions, that can not be changed. Close "Placement by List" dialog box. Now, please, select and lock them (Ctrl+L), except U3. Also right click on U3 and select Properties, then Placement tab, Spacing > Use:Custom and Value:20mm (this means that we use custom clearance for U3 and other components should be located >20mm far from it). Click OK, then lock U3 too.

Component Properties			$\overline{\mathbf{X}}$
0       0         0       0         0       0         0       0         0       0         0       0         0       0         0       0         0       0         0       0         0       0         0       0         0       0         0       0         0       0         200%       Angle:       90       deg.	Main Markin Spacing Use: Value:	g   Variables  Custom  20	Placement
X: 5.08 mm Y: 90.17 mm			
		ОК	Cancel

Now we will auto-place all other components with 5mm spacing. Select "Placement / Placement Setup", change X Spacing and Y Spacing to 5mm, also notice that Allow Pattern Rotation is checked (sometime it is useful to turn it off though, for example for single-sided boards with jumper wires where jumpers have some direction and changing component rotation you can define manually is not great idea). Uncheck "Place Patterns Outside the Board Outline", "Use Pattern Spacings" should be checked to use 20 mm clearance for U3. We do not recommend to select "Increase Placement Quality" yet (however, you can play with it later, if you want). Now please click OK to apply changes and click "Run Auto-placement" button on the placement tool panel or "Placement / Run Auto-placement" from main menu. you get something like this:



Notice that connections (blue lines) between different resistors, diodes, etc. are optimized by their length (i.e. minimum further trace length). Of course some connections are not ok, because we have placed large components manually before. If you auto-place ALL components, you can get better result, however usually this is not acceptable in real life.

Also U3 is separated from other components, because we defined 20 mm spacing for it.

Now we will also try to auto-route this layout. Select "Route / Route Setup" from main menu or the button on route toolbar and set "Trace Width: 0.4 mm", "Clearance: 0.4 mm", "Trace to Pad: 0.3 mm", check if "Shape Router" is selected, then go to auto-router setup and uncheck "Use Priority Layer Directions" on Settings tab. Check via properties in "Route / Via Styles" (we use 1.2 mm via size and 0.6 mm hole). Press F9 or green arrow on the route toolbar to run auto-router. In a few second you get the following result:



Notice that all auto-router settings are described in Help file for PCB Layout. If it can not route the board just press Undo and change trace width/clearance, placement or other settings, then try again.

#### 4.11 Fanout

Typically fanout feature can be used for two purposes: automatically adding vias to components (such as BGA, SOIC, QUAD) and automatically placing vias to connect SMD pads to power/ground plane (autorouter does this automatically). We will try both things.

Open PCB Layout module or if it is already opened and have something, select "File / New" from main menu or "New" button on the standard panel. Then choose to load rules from the \*. rul file we created in "Saving/Loading Design Rules" section of this tutorial, which contains via styles, net classes and layers, that we created.

Now select General library and place one PLCC-20/9x9x1.27 package and two BGA-100/10x10x1.27\_15x15 packages from BGA library. Move mouse to PLLC package to get green highlight, right click and select "Fanout". In the fanout dialog box select Pads: Left (this means that we place vias only for the left pad line of the PLLC package) and uncheck "Use Connected Pads Only" box (this means that we connect all pads, not only connected to some net). Then in a drop down list we choose Via Styles for pads on the top and bottom side of the PCB separately (if you have no SMD packages on the bottom side – "Bottom Pads" field is inactive). You can preview parameters of existing via styles by pressing "Via Styles..." button.

In our case we have two via styles, one with through hole vias, and another with Blind/Buried and also Default via style. We'll choose via style with through-hole vias.

PCB Layout			-		
File Edit View Objects Placement Route Verificat	ion Library Tools	Help			
📙 🗅 😅 🖬 🎒 💁 🔍 🗐 3D 🗼 ங 🛍 🗠 🗠	🔍 🔍 🔍  366%	💌 0,013 in 💌 📘 🗞 📺	+   🖸	Top Side 💌	M 💿 🗛 💿 💈
📉 🗅 🗖 🔿 🔿 лу 🍐 Авс 🔜 🛛 Top Assy	J ~ ~ ×	🎰 🕨 🖻 😒 🖤 🗊 🗍	op (1)	- 0 8	👾 📑
GENERAL BGA DIP_P CAP_SMD	CQFP CRYSTAL	DIODE DIP	DIP_P	IND_SMD	
00/10x10x1.27_15x15	Fanout - B1	×		Layers Objects P	roperties
COFP-100/17-5x17-5x ^ U2		100		Component:	
CQFP-100/19.7x19.7x	Apply to:	Selected patterns 🔍		RefDes:	B1
	Pattern Type:	SOIC/QUAD 🔻		Value:	
	Placement	0.4.ida		Type:	PLCC-20/9x9x1.
	Flacement.			Pattern:	PECC-20/9x9x1.
CQFP-100/32.5x32.5x	Pads:	Left 🗸		X.	
CQFP-120/27x27x0.8	🗖 Use Co	nnected Pads Only		Y:	1,239
CQFP-128/27x27x0.8	Vias	-		Angle:	0
CQFP-132/24x24x0.6	Top Pads:	Default		Marking 1:	Default 👻
CQFP-148/28.5x28.5x B1		Default		Marking 2:	Default 👻
CQFP-160/28x28x0.6f	Bottom Pads:	Tutorial ViaStyle Tutorial Via Style2			
COEP.164/29x29x0.6		Via Styles		1	
COED 172/29x29x0 61		0.000		Design Manager	di 🚺 💊
	Fau to ¥ia.	0,009 in		B1 - PLCC-20/9x9x1	1.27
	ОК	Cancel		U3 - BGA-100/10x1	0x1.27_15x15
CQFP-24/10x10x1.27				Component pins:	
CQFP-256/36x36x0.5					
CQFP-28/9.5x9.5x1.2i			-		
CQFP-308/54x54x0.6: -				1	
B1 X=-2,39 Y=1,24				X=-2,313 in	Y=1,338 in

Press "OK". Now you can see that vias are placed outside of the left pad line of our package.

Right click on the same pattern and select Fanout again. Now we will place zig-zag vias for the top pads of our package. Select "Placement: Zig-zag" and "Pads: Top", other settings keep the same, click OK.

PCB Layout		-	- • ×
File Edit View Objects Placement Route Verification Library Tools Help			
🗋 🗅 📂 🖬 🎒 🕼 🗒 3D 🐰 🗈 🛍 ы 🗠 🗠 🔍 🔍 🔍 332% 🖵 0.013 in 🖵 🗌		– 📋 Top Side	- M 💿 🗛
	и Тор		40 00 EP
DENERAL BEA DIF_F CAF_SMD COFF CRISTAL DIDDE DIF		Lauers Objects	Properties
		Component:	
BGA-100/10x10x0.65		PofDeer	P1
BGA-100/10x10x0.8_5		Value:	
BGA-100/10x10x1.27_		Tupe:	PLCC-20/9x9x1
BGA-100/10x10x1.27_		Pattern:	PLCC-20/9x9x1.
		Additional:	
		X:	0,028
		Y:	2,478
BGA-100/10x10x1.27_		Angle:	0
BGA-100/10x10x1.5_1		Marking 1:	Default 🖵
BGA-100/10x10x1.5 1		Marking 2:	Default 👻
BGA-100/10x10x1 11 9 - 9 - 9			
		1	
		Design Manager	d 🖪 💊
		B1 - PLCC-20/9x9x	1.27
BGA-108/12x12x1_13		U1 - BGA-100/10x U2 - BGA-100/10x	10x1.27_15x15 10x1.27_15x15
BGA-113/12x12x0.5_1			
BGA-119/7x17x1.27_1		Component pins:	
BGA-12/3x4x0.5_1.6x			
BGA-12/4x3x0.5_2.1x	-		
		1	
		X=1.277 in	Y=2.391 in

We have two BGA packages. Now we will make through-hole vias for one of them and blind vias for another. Right click on the first BGA package and choose Fanout, select "Pattern Type: BGA – All vias" and select via style with throug-hole vias. Press "OK". Now let's choose the second BGA package. Right click on it, then choose "Fanout". Select: "Pattern Type: BGA – By row". Now you can specify via style for each row of the pads. Just left click on the Row number and choose Via Style from the drop down list. You can apply different via styles to different rows of the same pattern, or leave some rows without vias. In our case we don't create vias for rows #1 and #2.

PCB Layout			_	a al		
File Edit View Objects Placement Route Verification Library Tools Help						
📄 🗅 😅 🖬 🎒 🕼 🗐 3D 🐰 🗈 🛍 ඟ 👓 🔍 🔍 🍳 🍳 🖗 442% 💽 0,013 in 👻 🛛 😓 📰 🕂 🎒 Top Side 🔍 🚧 💿 🗛						
📃 🔪 🗋 🖸 🔿 🧄 🗛 🖉 🚺 Top Assy	💽 🛛 🛰 😞	« 🎰 🕨 🖬 😒 🛛 💖 🖞	<b>F</b> Top	(1) 🔹 🛛 📴	a 🔅 🖪	
GENERAL BGA DIP_P CAP_SMD	CQFP CRYST	AL DIODE DIP	I	DIP_P IND_SM		
BGA-100/15x15			<b>_</b>	Layers Objects P	roperties	
BGA-100/10x10x0.65 ^	Fanout - U2		<b>-</b> )	Component:		
BGA-100/10x10x0.8_5	Apply to:	Selected patterns 👻	I	RefDes: Value:	U2	
BGA-100/10x10x1.27	Pattern Type:	BGA - By rows 💌	I III	Туре:	BGA-100/10x10	
BGA-100/10x10x1.27_	Placement	7:- 7	T III	Pattern:	BGA-100/10x10	
	Flacement.			Additional:		
IIII NOOD	Pads:	Тор 💌	I	X:	0,831	
	🗌 Use Co	nnected Pads Only	-	Y:	3,261	
BGA-100/10x10x1.27	Vias	-	- 1	Angle: Marking 1:	U Default	
BGA-100/10x10x1.5_1	Row Number	Via Stula	r III	Marking 2:	Default	
BGA-100/10x10x1.5_1		No Via				
BGA-100/10x10x1_11	2	No Via				
BGA-100/10x10x1_12	3	Tutorial Via Style 💡	-	Design Manager		
BGA-100/12x12x0.8_1 O O O	Via Chular	Tutorial Via Stulo	r I	Design Manager	<u>a 0 %</u>	
BGA-108/12x12x1_13	via style.			U1 - BGA-100/10x1	.27 0x1.27_15x15	
BGA-113/12x12x0.5_7		Via Styles		U2 - BGA-100/10x1	0x1.27_15x15	
BGA-119/7x17x1.27_1	Pad to Via:	0.009 in		Component pins:		
BGA-12/3x4x0.5_1.6x		<b>…</b>				
BGA-12/4x3x0.5 2.1x	OK	Cancel				
				]		
U2 X=0,83 Y=3,26				X=0,767 in	Y=3,461 in	

Now, press "OK" button.

PCB Layout		_ <b>D</b> _ X
File Edit View Objects Placement Route Verification Library Tools Help		
📙 🗅 📂 🖬 🎒 🕼 🗒 3D 👗 🖻 🛍 🕫 👓 🗠 🍳 🍳 🍳 486% 💽 0.013 in 💽 📗 🖓 📷 🕂	Top Side	- M 💿 /
📗 🔪 🗅 🗖 🦳 🔷 📣 🙆 🗛 🔛 🔛 🚺 🚺 🖓 🖓 👘 🕨 🐨 🕅 Тор (	1) 💽 📗 📴	8 🦉 📑
GENERAL BGA DIP_P CAP_SMD CQFP CRYSTAL DIODE DIP D	IP_P IND_S	
BGA-100/15x15 🏘		
BGA-100/10x10x0.65		
BGA-100/10x10x0.8_5		
BGA-100/10x10x1.27		
BGA-100/10x10x1.27		
BGA-100/10x10x1.27	· · · · ·	
BGA-100/10x10x1.5 1	• • •	
BGA-100/10x10x1.5_1		
BGA-100/10x10x1_11		
BGA-100/10x10x1_12		
BGA-100/12x12x0.8_1		
BGA-108/12x12x1_13		
BGA-113/12x12x0.5_7		
BGA-119/7x17x1.27_1		
BGA-12/3x4x0.5_1.6x +		
BGA-12/4x3x0.5_2.1x		
	X=1,386 in	¥=2,731 in

We can see, that for the first pattern all pads are connected to vias, for the second one - two rows are without vias (i.e. they should be connected in the top layer).

Now place several additional SMD packages, few through-hole packages and make net that connects several pins of these packages (we suppose this is our GND net, that we should connect to plane layer). Right click on one of net pins and select "Fanout". Keep all settings without changes and click "OK". Now all SMD pads of the net have vias, that can connect pads to any plane layer.



## 4.12 Hierarchical Schematic

We will design very simple hierarchical schematic to show you how this feature works.

Open Schematic program. In DipTrace hierarchy blocks are associated with sheets, so first of all we will add two additional sheets to our blank schematic, select "Edit / Add Sheet" twice. Then we should specify, that our additional sheets are hierarchical blocks. Select the second sheet in the bottom-left corner, then "Edit / Sheet Type / Hierarchy Block" from main menu, the same for the third sheet.

Now select main (first) sheet and place several components to it (we placed 3 UGN3275K components from Allegro library). This will be our main Schematic, without hierarchy blocks yet.

Select second sheet. Now choose "Object / Hierarchy / Place Connector" from main menu or the button with connector and "HC" text on the objects panel. Place several hierarchy connectors to the second sheet (notice, that you can not place hierarchy connectors to non-hierarchical sheet). These connectors are inputs/outputs of hierarchy block, also position and rotating of the connectors shows where the pins of the block will be located. We will place 8 connectors, 4 on the left side and 4 on the right side. Also place two diodes from Diode library and connect them to connectors and leave free space for upcoming hierarchy blocks.



Select Sheet 3 and make second hierarchy block: place several connectors, components and connect them. Notice that you can also rename connectors by right click and selecting the first item. Connector name correspond to pin name on the hierarchy block.



DipTrace supports multi-level hierarchy, i.e. We can insert hierarchy blocks into another (toplevel) blocks. Now please select Sheet 2, then "Objects / Hierarchy / Place Block" or button with HB text on the objects panel. In the list of available blocks select "Sheet 3" and place two blocks to the second sheet. Notice that you can also place Sheet 2 into Sheet 2 or make a loop from blocks, i.e. make hierarchy error. To avoid such situations use "Verification / Check Hierarchy" option from main menu. PCB Layout program also checks hierarchy for loops when open schematic and display warning message. We will not make loop right now, just place two Sheet 3 blocks to Sheet 2 and connect them to Sheet 2 connectors.



Select main sheet and place few blocks (this may be Sheet 2 or Sheet 3) to the main schematic. Connect hierarchy blocks with other components.



In Schematic you can create global nets, which doesn't depend on hierarchical structure. Let's create some to show you, how this feature works.

Return to third sheet and place ground (GND) net connector from "Disc\_Sch" library. Then connect it to GND pins on U4 and U5 components. you'll see, that net has already became global.

Operation of the second sec		
File Edit View Objects Verification	Library Tools Help	
D 🛩 🖬 🥔 🗔 📕 👗 🖻 🛍	い つ 🔍 🔍 🔍 264% 💽 0.025 in 💽 🛛 🔖 🖊	1. 🔚 🎜 👻 📼 🅮 🔳 🗋
POT Rectifiers Relays	Res_Nets Speakers Spice Switches Transistors Ac	tel AD 🚺 🖌
M		Part:
AD10200		Type: GND
AD10242BZ		Marking 1: Type 🗸
AD10242TZ LEA		Marking 2: None
AD102JY LEA		
AD10465BZ		
AD104JY		
AD1139 VINA		
		Design Manager 👌 🚛 😗
		Block1 - Sheet 3
AD1317KZ		Block2 - Sheet 3 Block3 - Sheet 2
U4		Block4 - Sheet 2 Block5 - Sheet 3
V Place All Parts		D1 - 1N3016 D2 - 1N3016
Auto VCC/GND	Net 2 (Global)	Part pins:
Pattern: CLCC-16/17.3x		
Sheet 1 (Sheet	2 Sheet 3	
Net 2 (Global)		X=-2,3 in Y=-0,075 in

Now go to Sheet 2 and place same GND connector there. Then connect it to some net. you'll notice that this net has also became "Net 2(Global)". Now we have global net in two hierarchical levels. We can continue it to Sheet 1. Remember: if you place same net connector anywhere on the circuit, it automatically connects to same global net.

You can also make global nets without connectors. Just right click on any net, and select "Properties" in submenu. Please, check "Global Net for Hierarchy" and "Connect Nets by Name". Type in the name of global net, that already exists. And press "OK".

It's time to convert our simple (non-real) hierarchical schematic to PCB. Press Ctrl+B and select "Use Schematic Rules". In PCB Layout program components, that were in hierarchy blocks are overlayed, so we will use arrangement (first button on the placement panel) to arrange all components. Notice that all components have reference designators similar to Schematic + block index. Use "View / Pattern Marking / Main / RefDes" to display designators, if they are hidden.



Right click on one of the components, that were in hierarchy block and select "Properties". See, that each hierarchy component has additional field with block(s) RefDes and component RefDes (path). This additional field is used for updating PCB by RefDes.

Component Properties	
• •	Main       Marking       Variables       Placement         RefDes:       D1_2         Value:
	Hierarchy:  Block4 D1 Library C:\Program Files\DipTrace\Lib\_diodes
X: 0,558 in 200% 💌	Update component
Y: 2,457 in Angle: 0 deg.	
ОК	Cancel

Now you can auto-route this PCB or change schematic and try to update PCB ("File / Renew Design from Schematic"), etc.

#### 4.13 3D View

Dip Trace has very fun and useful feature - built-in 3D visualization. This tool allows you to see, how your board is going to look after manufacturing with all the patterns installed. Go to "File / Open" (or press "Ctrl+O") and select PCB\_2.dip, for example. You can find it in C: \Program Files\DipTrace\Examples, or in DipTrace folder in "My Documents". Now press "3D" button on standard panel, or select "Tools / 3D Preview / 3D Visualization" from main menu. you'll see "Attached 3D Models" window. Press "OK" and you'll see your PCB in 3D. You can rotate your board in three axes, move it, zoom in or out, change colors, displaying components e.t.c. (you'll need to restart 3D visualization to implement those changes).

⊗ 3D Preview	
<image/>	Colors Background Board Solder Mask Copper (Pads/Traces) Silk Screen Displaying ✓ Components Open Vias Board Thickness: 0,3 mm Sld Mask Swell: 0 mm Reset View Redraw X Y Z € Close

You probably noticed, that some parts of the board are missing. Now Close 3D Preview. And then press "3D" button on the standard panel again.

We've returned to "Attached 3D Models" window.

Each pattern in DipTrace should have 3D model attached. If some patterns don't have models, or DipTrace had found them automatically, you will see them in the list of all patterns, used in this PCB. The blank fields in the list are those missing parts from the 3D preview.

PCB Layout - [C:\Program Fill	les\DipTrace\Examples\PCB_2.dip]		10.1	in a	11	_ <b>D</b> X	
File Edit View Objects Placement Route Verification Library Tools Help							
📙 🗅 🚅 🔚 🖨 🙆 🛄 3	$D \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	280% • 1,27 mm	k 📼 +	Top Side	4	Ma 💿 🗛 💿 💋	
$\square \land \neg \square \square \bigcirc \bigcirc \land \land$	🛆 Abc 🎇 Top Assy 📼 🛛 🔧 🛛	ኛ 🎾 🎰 🕨 🖬 🖔	😏 🛛 💖 🎬 🗍 Top (1)	- 0	0 60 0	¥ 🗳	
GENERAL BGA	DIP_P CAP_SMD CQFP C	RYSTAL DIODE	DIP DIP	_P IND_	SMD 🛛		
<b>66</b>				▲ Layers C	Ibjects Pr	operties	
				Compone	ent:		
l =m= lí				RefDes:		C8	
	Attached 3D Models					×	
SOIC-8/150mil	Some patterns don't have attach	ed 3D models and/or	some models were fo	und		1000AP	
SOIC_8EP/150mil	automatically (red items). Please	check the list of attac	ched 3D models belo	₩.			
SOIC 8/200mil	RefDec	Dettern	2D Madel File	Save Madel	E dit		
	C1 C2 C6 C9 C11 C13 C22 C23	CAP	cap 0805 wrl	save model	Ealt	<u> </u>	
SOIC-8/300mii	C3, C15, C17, C18, C20, C21, C24	CAP100RP	tc 7343.wrl			08	
SOIC-14/150mil	C4, C5, C7, C8, C10, C12, C14, C16	CAP1000AP	tc 7343.wrl				
SOIC-14/209mil	JI	FH12-30s	_	L			
SOIC-14/300mil	O J2	ISP					
SOIC-16/150mil	O J3, J9, J11	Jump1X3	sip-2_5.6x2.5x2.54.w				
SOIC-16/209mil	O J4	j4				-	
SOIC-16/300mil						- <u>0</u> %	
SOIC-18/300mil						<u>^</u>	
SOIC-20/209mil		preview in necessary				_	
SOIC-20/300mil	4	OK	Cancel				
SOIC-24/209mil	JII	J5 • -	و حف الغر	Componer	nt nins:		
501C-24/200mil			• <u> </u>				
SUIC-30/300mil				-			
				X=5.71	mm	Y=63.68 mm	

If the 3D model File field has red items – DipTrace had found these models automatically, and you need to check if the model is correct. Press "..." button in "Edit" field of the list and you'll see the 3d model on the pattern. You can rotate model in three axes with your mouse, zoom in and out, and move model with the right click, change colors for convenience and 3D model properties. To turn off automatic search for 3D models for this particular pattern – place corresponding checkmark.

If you need to change 3D model, you can type it's address and press "Load Model" button or find model with "..." button. Or just press "All Models" and choose it from the list of available. We checked that everything is fine. Now press "OK".


In "Attached 3D Models" window you can place checkmarks next to models, which you're going to save. Now, let's close this window and try to figure out, how DipTrace searches for 3D models.

Go to "Tools / 3D Preview / Patterns and Models Search ". Here you can check pattern search options, specify and add folders, where DipTrace will look for models.

🧇 PCB Layout - [	C:\Program Files\DipTrace\Examples\PCB_2.dip]	
File Edit View Objects Placement Route Verification Library Tools Help		
🛛 🗅 🚅 🔛 🕯	🚇 🕼 🗐 3D   🐰 🛍 🛍 🗠 🗠 🔍 🍳 🍳 🥸 280% 💽   1.27 mm 💽   🔖 📆 +   🎒	Bottom Side 💌 🏘 💿 🗛 💿 🏓
	] 🔿 🔿 🔨 🗛 🔛 🚺 Top Assy 🔄 🛛 🛰 🖗 ≽ 💼 🕨 🐨 🤴 Bottom (2)	• @ # ¶ 🗗
GENERAL	BGA DIP_P CAP_SMD CQFP CRYSTAL DIODE DIP DIP_P	
D0/10x10x1.27_15x15 da		
CAP 0402 ^ Component:		
CAP_0504	Pattern and Model Search Options	C8
	Pattern Search	
	Compare all objects (graphics conformity), without size	em:
	C Compare size, pads and holes (graphics conformity, without shapes)	itional:
CAP_0603	C Compare names and all objects (full conformity)	35,558
CAP_0805	These folders	52,058
CAP_1005	F:\shared\\3d\models	e: 270
CAP_1206	Auu	king 2: Default
CAP_1210	Delete	
CAP_1306	E:\shared\3d\models	
CAP_1310		gn Manager 👌 👔 💊
CAP_1505		0,1 · CAP
CAP_1510		C3 · 1uF · CAP100RP
CAP_1005		C5 - 10F - CAP1000AP
CAP 1812		Component pins:
CAP_1012		
CAP 2005		
		X=85.42 mm Y=72.02 mm

You can check results of your changes, by pressing "Search 3D Models..." button.

## 5 DipTrace Links

If you have any questions or suggestions, please contact our customer support at <a href="mailto:support@diptrace.com">support@diptrace.com</a> We will gladly answer all your questions.

Download the latest version of DipTrace <u>http://www.diptrace.com/download.php</u> (Go to "Help / About" to see your current version)

Suggest new features, discuss DipTrace and share your experience at <a href="http://www.diptrace.com/forum">http://www.diptrace.com/forum</a>

Join DipTrace Community at Yahoo!: http://groups.yahoo.com/group/diptr

Order DipTrace on-line at http://www.diptrace.com/order.php