

Section 15. Input Capture

HIGHLIGHTS

This section of the manual contains the following topics:

15.1	Introduction	15-2
15.2	Input Capture Registers	
15.3	Timer Selection	
15.4	Input Capture Enable	
15.5	Input Capture Event Modes	
15.6	Capture Buffer Operation	15-14
15.7	Input Capture Interrupts	15-15
15.8	Operation in Power-Saving Modes	15-17
15.9	Input Capture Operation in Debug Mode	15-18
15.10	I/O Pin Control	15-18
15.11	Design Tips	15-18
15.12	Related Application Notes	15-19
15.13	Revision History	

15

Note: This family reference manual section is meant to serve as a complement to device data sheets. Depending on the device variant, this manual section may not apply to all PIC32 devices.

Please consult the note at the beginning of the **"Input Capture"** chapter in the current device data sheet to check whether this document supports the device you are using.

Device data sheets and family reference manual sections are available for download from the Microchip Worldwide Web site at: http://www.microchip.com

15.1 INTRODUCTION

This section describes the Input Capture module and its associated operational modes. The Input Capture module is used to capture a timer value from one of two selectable time bases on the occurrence of an event on an input pin. The Input Capture features are useful in applications requiring frequency (Time Period) and pulse measurement. Figure 15-1 depicts a simplified block diagram of the Input Capture module.

Note:	Each PIC32 device variant may have one or more Input Capture modules. Refer to
	the specific device data sheet for information on the number of Input Capture
	modules available in a particular device.
	All Input Capture modules are functionally identical. In this document, an 'x' used in
	the names of pins, Control/Status bits, and registers denotes the specific Input
	Capture module.

The Input Capture module has multiple operating modes, which are selected via the ICxCON register. The operating modes include the following:

- Capture timer value on every falling edge of input applied at the ICx pin
- · Capture timer value on every rising edge of input applied at the ICx pin
- · Capture timer value on every fourth rising edge of input applied at the ICx pin
- · Capture timer value on every sixteenth rising edge of input applied at the ICx pin
- Capture timer value on every rising and falling edge of input applied at the ICx pin
- · Capture timer value on the specified edge and every edge thereafter

The Input Capture module has a four-level First In First Out (FIFO) buffer. The number of capture events required to generate a CPU interrupt can be selected by the user application. An Input Capture module can also be configured to generate a CPU interrupt on a rising edge of the capture input when the device is in Sleep or Idle mode.




Figure 15-1: Input Capture Module Block Diagram

15.2 INPUT CAPTURE REGISTERS

Each Input Capture module available on PIC32 devices has the following Special Function Registers (SFRs):

- ICxCON: Input Capture x Control Register^(1,2,3)
- ICxBUF: Input Capture x Buffer Register

Each Input Capture module also has the following associated bits for interrupt control:

- Interrupt Enable Control bit (ICxIE)
- Interrupt Flag Status bit (ICxIF)
- Interrupt Priority Control bits (ICxIP)
- Interrupt Subpriority Control bits (ICxIS)

Table 15-1 provides a brief summary of the Input Capture related registers, and is followed by a detailed description of each register.

Address Offset	Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
0x00	ICxCON ^(1,2,3)	31:24	—	—	—	—	—	_	_	—
		23:16	—	—	—	—	—	_	—	—
		15:8	ON	FRZ	SIDL	—	—	—	FEDGE	C32
		7:0	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
0x10	ICxBUF	31:24				ICxBUF	<31:24>			
		23:16					ICxBUF<23:16>			
		15:8				ICxBUF<15:8>				
		7:0					ICxBUF<7:0>			

Table 15-1: Input Capture SFR Summary

Legend: — = unimplemented, read as '0'. Address offset values are shown in hexadecimal.

Note 1: This register has an associated Clear register at an offset of 0x4 bytes. These registers have the same name with CLR appended to the end of the register name (e.g., ICxCONCLR). Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.

2: This register has an associated Set register at an offset of 0x8 bytes. These registers have the same name with SET appended to the end of the register name (e.g., ICxCONSET). Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.

3: This register has an associated Invert register at an offset of 0xC bytes. These registers have the same name with INV appended to the end of the register name (e.g., ICxCONINV). Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	_	_	_	—	_	—
oit 31							bit 24
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	_	_	_	—	_	—
bit 23							bit 16
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
ON	FRZ	SIDL	_	_	—	FEDGE	C32
bit 15	I					1	bit 8
R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
ICTMR		<1:0>	ICOV	ICBNE		ICM<2:0>	
bit 7	I						bit (
Legend:							
R = Reada	able bit	W = Writable	hit	P = Program	mable bit	r = Reserved	hit
	plemented bit			'1', x = Unknow		1 1.000	Dit
0 - 0r			σαι σι	1, A Ginnie	/11/		
5it 21_16	Unimplemen	tod. Dood as '	· ^ '				
bit 31-16	•	ted: Read as '					
bit 31-16 bit 15	ON: Input Ca	pture Module E					
	ON: Input Ca 1 = Module er	pture Module E nabled	Enable bit	clocks disab	le interrunt (reperation and	allow SFF
	ON: Input Ca 1 = Module er	pture Module E nabled and reset mo	Enable bit	clocks, disab	le interrupt	generation and	d allow SFF
	ON: Input Ca 1 = Module er 0 = Disable a modification	pture Module E nabled and reset mo ons	Enable bit odule, disable		-	-	
	ON: Input Ca 1 = Module en 0 = Disable a modification Note: W	pture Module E nabled and reset mo ons hen using 1:1 l	Enable bit odule, disable PBCLK divisor	, the user's soft	ware should n	generation and tot read/write th tion that clears	e peripheral's
	ON: Input Ca 1 = Module en 0 = Disable a modification Note: W SF	pture Module E nabled and reset mo ons hen using 1:1 l	Enable bit odule, disable PBCLK divisor	, the user's soft	ware should n	ot read/write th	e peripheral's
	ON: Input Cap 1 = Module en 0 = Disable a modification Note: W SF Of	pture Module E nabled and reset mo ons 'hen using 1:1 I FRs in the SYS	Enable bit odule, disable PBCLK divisor SCLK cycle imr	, the user's soft	ware should n	ot read/write th	e peripheral's
bit 15	ON: Input Ca 1 = Module en 0 = Disable a modification Note: W SF ON FRZ: Freeze 1 = Freeze m	pture Module E nabled and reset mo ons hen using 1:1 FRs in the SYS N bit. in Debug Mode nodule operatio	Enable bit odule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb	, the user's soft nediately follow pug mode	ware should n ing the instruc	ot read/write th	e peripheral's
bit 15	ON: Input Ca 1 = Module en 0 = Disable a modification Note: W SF ON FRZ: Freeze 1 = Freeze m	pture Module E nabled and reset mo ons hen using 1:1 FRs in the SYS N bit. in Debug Mode nodule operatio	Enable bit odule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb	; the user's soft nediately follow	ware should n ing the instruc	ot read/write th	e peripheral'
bit 15	ON: Input Cap 1 = Module en 0 = Disable a modification Note: W SF ON FRZ: Freeze 1 = Freeze m 0 = Do not free	pture Module E nabled and reset mo ons hen using 1:1 I FRs in the SYS N bit. in Debug Mode nodule operatic eeze module o	Enable bit odule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Det operation when	, the user's soft nediately follow bug mode in Debug mode	ware should n ring the instruc	ot read/write th	e peripheral's the module's
bit 15	ON: Input Cap 1 = Module er 0 = Disable a modification Note: W SF Of FRZ: Freeze 1 = Freeze m 0 = Do not free Note: FF	pture Module E nabled and reset mo ons hen using 1:1 I FRs in the SYS N bit. in Debug Mode nodule operatic eeze module o	Enable bit odule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb operation when n Debug Excep	, the user's soft nediately follow bug mode in Debug mode	ware should n ring the instruc	ot read/write th	e peripheral's the module's
bit 15 bit 14	ON: Input Cap 1 = Module er 0 = Disable a modification Note: W SF Of FRZ: Freeze 1 = Freeze m 0 = Do not free Note: FF	pture Module E nabled and reset mo ons hen using 1:1 I FRs in the SYS N bit. in Debug Mode nodule operatio eeze module o RZ is writable in I dle Control bi	Enable bit odule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb operation when n Debug Excep	, the user's soft nediately follow bug mode in Debug mode	ware should n ring the instruc	ot read/write th	e peripheral's the module's
bit 15 bit 14	ON: Input Cap 1 = Module en 0 = Disable a modification Note: W SF OF FRZ: Freeze 1 = Freeze m 0 = Do not free Note: FF SIDL: Stop in 1 = Halt in CF	pture Module E nabled and reset mo ons hen using 1:1 I FRs in the SYS N bit. in Debug Mode nodule operatio eeze module o RZ is writable in I dle Control bi PU Idle mode	Enable bit odule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb operation when n Debug Excep	, the user's soft nediately follow bug mode in Debug mode otion mode only	ware should n ring the instruc	ot read/write th	e peripheral's the module's
bit 15 bit 14	ON: Input Cap 1 = Module en 0 = Disable a modification Note: W SF ON FRZ: Freeze 1 = Freeze m 0 = Do not free Note: FF SIDL: Stop in 1 = Halt in CF 0 = Continue	pture Module E nabled and reset mo ons hen using 1:1 I FRs in the SYS N bit. in Debug Mode nodule operatio eeze module o RZ is writable in I dle Control bi PU Idle mode	Enable bit odule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb operation when n Debug Excep it	, the user's soft nediately follow bug mode in Debug mode otion mode only	ware should n ring the instruc	ot read/write th	e peripheral's the module's
bit 15 bit 14 bit 13	 ON: Input Cap 1 = Module er 0 = Disable a modification Note: W SF Of FRZ: Freeze 1 = Freeze m 0 = Do not free Note: FF SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement 	pture Module E nabled and reset mo ons hen using 1:11 FRs in the SYS N bit. in Debug Mode nodule operatio eeze module o RZ is writable in I dle Control bi PU Idle mode to operate in C ted: Read as '	Enable bit odule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb operation when n Debug Excep it CPU Idle mode	, the user's soft nediately follow bug mode in Debug mode otion mode only	ware should n ving the instruct e	ot read/write the ction that clears	e peripheral's the module's
bit 15 bit 14 bit 13 bit 12-10	 ON: Input Cap 1 = Module en 0 = Disable a modification Note: Ward SF Of FRZ: Freeze an 1 = Freeze and 0 = Do not freeze and Note: FF SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 	pture Module E nabled and reset mo ons hen using 1:11 FRs in the SYS N bit. in Debug Mode nodule operatio eeze module o RZ is writable in I dle Control bi PU Idle mode to operate in C ted: Read as '	Enable bit odule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb operation when n Debug Excep it CPU Idle mode	, the user's soft nediately follow oug mode in Debug mode otion mode only	ware should n ving the instruct e	ot read/write the ction that clears	e peripheral' the module'
bit 15 bit 14 bit 13 bit 12-10	 ON: Input Cap 1 = Module en 0 = Disable a modification Note: Ward SF Of FRZ: Freeze and 1 = Freeze and 0 = Do not freeze and 0 = Do not freeze and 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture and 	pture Module E nabled and reset mo ons hen using 1:1 I FRs in the SYS N bit. in Debug Mode nodule operation eeze module of RZ is writable in I dle Control bi PU Idle mode to operate in C ted: Read as f Capture Edge	Enable bit odule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb operation when n Debug Excep it CPU Idle mode fo' e Select bit (onl	, the user's soft nediately follow oug mode in Debug mode otion mode only	ware should n ving the instruct e	ot read/write the ction that clears	e peripheral' the module'
bit 15 bit 14 bit 13 bit 12-10	 ON: Input Cap 1 = Module en 0 = Disable a modification Note: Ward SF Of FRZ: Freeze and 1 = Freeze and 0 = Do not freeze and 0 = Do not freeze and 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture and 	pture Module E nabled and reset mo ons hen using 1:1 I FRs in the SYS N bit. in Debug Mode nodule operation eeze module of RZ is writable in Odle Control bi PU Idle mode to operate in Co ted: Read as find capture Edge ising edge first	Enable bit odule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb operation when n Debug Excep it CPU Idle mode fo' e Select bit (onl	, the user's soft nediately follow oug mode in Debug mode otion mode only	ware should n ving the instruct e	ot read/write the ction that clears	e peripheral' the module'
bit 15 bit 14 bit 13 bit 12-10 bit 9 Note 1:	ON: Input Cap 1 = Module er 0 = Disable a modification Note: W SF OF FRZ: Freeze 1 = Freeze m 0 = Do not free Note: FF SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplemen FEDGE: First 1 = Capture ri 0 = Capture fa	pture Module E nabled and reset mo ons hen using 1:1 I FRs in the SYS N bit. in Debug Mode nodule operatio eeze module o RZ is writable in I dle Control bi PU Idle mode to operate in C ted: Read as ' Capture Edge ising edge first alling edge first	Enable bit odule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb operation when n Debug Excep it CPU Idle mode '0' e Select bit (onl t t ct	, the user's soft mediately follow oug mode in Debug mode otion mode only ly used in mode	ware should n ring the instruct e r, it is forced to e 6, ICM<2:0> t an offset of 0	ot read/write th ction that clears o '0' in Normal n = 110) x4 bytes. Writin	e peripheral' the module' node. g a '1' to any
bit 15 bit 14 bit 13 bit 12-10 bit 9 Note 1:	ON: Input Cap 1 = Module er 0 = Disable a modification Note: W SF OF FRZ: Freeze for 1 = Freeze for 0 = Do not free Note: FF SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture for 0	pture Module E nabled and reset mo ons hen using 1:1 I FRs in the SYS N bit. in Debug Mode nodule operatio eeze module o RZ is writable in I dle Control bi PU Idle mode to operate in C to operate in C ited: Read as ' capture Edge ising edge first alling edge first alling edge first	Enable bit odule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb operation when n Debug Excep it CPU Idle mode '0' e Select bit (onl t t ct	, the user's soft mediately follow oug mode in Debug mode otion mode only ly used in mode	ware should n ring the instruct e r, it is forced to e 6, ICM<2:0> t an offset of 0	ot read/write th ction that clears o '0' in Normal n = 110) x4 bytes. Writin	e peripheral' the module' node. g a '1' to any
bit 15 bit 14 bit 13 bit 12-10 bit 9 Note 1:	 ON: Input Cap 1 = Module er 0 = Disable a modification Note: W SF Of FRZ: Freeze and 1 = Freeze and 0 = Do not free Note: FF SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture free This register has a bit position in the C should be ignored. 	pture Module E nabled and reset mo ons hen using 1:11 FRs in the SYS N bit. in Debug Mode nodule operatio eeze module o RZ is writable in 1 dle Control bi PU Idle mode to operate in C ted: Read as ' capture Edge ising edge first alling edge first alling edge first	Enable bit odule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb operation when n Debug Excep it CPU Idle mode '0' e Select bit (onl t ct Clear register (I rill clear valid bit	, the user's soft nediately follow bug mode in Debug mode otion mode only ly used in mode CxCONCLR) at ts in the associa	ware should n ring the instruc- e r, it is forced to e 6, ICM<2:0> t an offset of 0 ated register. F	ot read/write the ction that clears o '0' in Normal n = 110) x4 bytes. Writin Reads from the 0	e peripheral' the module' node. g a '1' to any Clear registe
bit 15 bit 14 bit 13 bit 12-10 bit 9 Note 1: 2:	 ON: Input Cap 1 = Module er 0 = Disable a modification Note: W SF Of FRZ: Freeze for 1 = Freeze for 0 = Do not free Note: FF SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture for 0 = Capture for This register has a bit position in the C should be ignored. This register has a bit position in the C should be ignored. 	pture Module E nabled and reset mo ons hen using 1:11 FRs in the SYS N bit. in Debug Mode nodule operatio eeze module o RZ is writable in 1dle Control bi PU Idle mode to operate in C ted: Read as ' Capture Edge ising edge first alling edge first alling edge first n associated C	Enable bit pdule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb operation when n Debug Excep it CPU Idle mode '0' e Select bit (onl t clear register (I Set register (ICx	; the user's soft mediately follow oug mode in Debug mode otion mode only ly used in mode CxCONCLR) at ts in the associa	ware should n ring the instruc- e , it is forced to e 6, ICM<2:0> t an offset of 0 ated register. F n offset of 0x8	o tread/write the ction that clears o '0' in Normal n = 110) x4 bytes. Writin Reads from the 0 bytes. Writing a	e peripheral' the module' node. g a '1' to any Clear registe a '1' to any bi
bit 15 bit 14 bit 13 bit 12-10 bit 9 Note 1: 2:	 ON: Input Cap 1 = Module er 0 = Disable a modification Note: W SF Of FRZ: Freeze for 1 = Freeze for 0 = Do not free Note: FF SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture for 0 = Capture for This register has a a bit position in the C should be ignored. This register has a a position in the Set 	pture Module E nabled and reset mo ons hen using 1:11 FRs in the SYS N bit. in Debug Mode nodule operatio eeze module o RZ is writable in 1dle Control bi PU Idle mode to operate in C ted: Read as ' Capture Edge ising edge first alling edge first alling edge first n associated C	Enable bit pdule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb operation when n Debug Excep it CPU Idle mode '0' e Select bit (onl t clear register (I Set register (ICx	; the user's soft mediately follow oug mode in Debug mode otion mode only ly used in mode CxCONCLR) at ts in the associa	ware should n ring the instruc- e , it is forced to e 6, ICM<2:0> t an offset of 0 ated register. F n offset of 0x8	o tread/write the ction that clears o '0' in Normal n = 110) x4 bytes. Writin Reads from the 0 bytes. Writing a	e peripheral the module node. g a '1' to any Clear registe a '1' to any bi
bit 15 bit 14 bit 13 bit 12-10 bit 9 Note 1: 2:	 ON: Input Cap 1 = Module er 0 = Disable a modification Note: W SF Of FRZ: Freeze 1 = Freeze m 0 = Do not free Note: FF SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture ministry 0 = Capture fast This register has a a bit position in the C should be ignored. This register has an position in the Set be ignored. 	pture Module E nabled and reset mo ons hen using 1:1 I FRs in the SYS N bit. in Debug Mode nodule operation eeze module operation eeze module operation operate in C Idle Control bio PU Idle mode to operate in C ted: Read as ' capture Edge ising edge first alling edge first	Enable bit odule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb operation when n Debug Excep it CPU Idle mode fo' e Select bit (onl t clear register (I Set register (ICx t valid bits in th	t, the user's soft mediately follow oug mode in Debug mode otion mode only ly used in mode CxCONCLR) at ts in the associa (CONSET) at an me associated re	ware should n ring the instruc- e , it is forced to e 6, ICM<2:0> t an offset of 0 ated register. F n offset of 0x8 egister. Reads	ot read/write the ction that clears o '0' in Normal n = 110) x4 bytes. Writin Reads from the 0 bytes. Writing a from the Set re	e peripheral the module node. g a '1' to any Clear registe a '1' to any bi gister should
bit 15 bit 14 bit 13 bit 12-10 bit 9 Note 1: 2: 3:	 ON: Input Cap 1 = Module er 0 = Disable a modification Note: W SF Of FRZ: Freeze for 1 = Freeze for 0 = Do not free Note: FF SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture for 0 = Capture for This register has a a bit position in the C should be ignored. This register has a a position in the Set 	pture Module E nabled and reset mo ons hen using 1:1 I FRs in the SYS N bit. in Debug Mode nodule operation eeze module operation eeze module operation operate in C Idle Control bio PU Idle mode to operate in C ted: Read as ' capture Edge ising edge first alling edge first	Enable bit pdule, disable PBCLK divisor SCLK cycle imr e Control bit on when in Deb operation when n Debug Excep it CPU Idle mode fo' e Select bit (onl t clear register (ICx set register (ICx vert register (ICx)	t, the user's soft mediately follow oug mode in Debug mode otion mode only ly used in mode CxCONCLR) at ts in the associated re CxCONINV) at a	ware should n ring the instruc- e , it is forced to a 6, ICM<2:0> t an offset of 0 ated register. F n offset of 0x8 egister. Reads n offset of 0xC	ot read/write the ction that clears o '0' in Normal n = 110) x4 bytes. Writin Reads from the 0 bytes. Writing a from the Set re	e peripheral' the module' node. g a '1' to any Clear registe a '1' to any bi gister should a '1' to any bi

Register 15	-1: ICxCON: Input Capture x Control Register ^(1,2,3) (Continued)
bit 8	C32: 32-bit Capture Select bit
	1 = 32-bit timer resource capture
	0 = 16-bit timer resource capture
bit 7	ICTMR: Timer Select bit (Does not affect timer selection when C32 (ICxCON<8>) is '1')
	 0 = Timer3 is the counter source for capture 1 = Timer2 is the counter source for capture
bit 6-5	ICI<1:0>: Interrupt Control bits
	 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
	 1 = Input capture overflow occurred 0 = No input capture overflow occurred
bit 3	ICBNE: Input Capture Buffer Not Empty Status bit (read-only)
	 1 = Input capture buffer is not empty; at least one more capture value can be read 0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture Mode Select bits
	 111 = Interrupt-Only mode (only supported while in Sleep mode or Idle mode) 110 = Simple Capture Event mode – every edge, specified edge first and every edge thereafter 101 = Prescaled Capture Event mode – every sixteenth rising edge 100 = Prescaled Capture Event mode – every fourth rising edge 011 = Simple Capture Event mode – every rising edge 010 = Simple Capture Event mode – every falling edge 010 = Edge Detect mode – every edge (rising and falling) 000 = Capture Disable mode
	This register has an associated Clear register (ICxCONCLR) at an offset of 0x4 bytes. Writing a '1' to an

- **Note 1:** This register has an associated Clear register (ICxCONCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ICxCONSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - **3:** This register has an associated Invert register (ICxCONINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.

Register 15-2:	ICxBUF: I	Input Capture x I	Buffer Regis	ter			
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			ICxBUF	-<31:24>			
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			ICxBUF	-<23:16>			
bit 23							bit 16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			ICxBU	F<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			ICxBL	JF<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	P = Program	mable bit	r = Reserved bit	
U = Unimpleme	ented bit	-n = Bit Value	at POR: ('0',	'1', x = Unknow	/n)		

bit 31-0 ICxBUF<31:0>: Buffer Register bits Value of the current captured input timer count.

15

15.3 TIMER SELECTION

Each PIC32 device may have one or more Input Capture modules. Each module can select between one of two 16-bit timers for the time base or one 32-bit timer, which is formed by combining two 16-bit timers. Refer to the specific device data sheet for the timers that can be selected.

For 16-bit Capture mode, setting ICTMR (ICxCON<7>) to '0' selects Timer3 for capture. Setting ICTMR (ICxCON<7>) to '1' selects Timer2 for capture.

An Input Capture module configured to support 32-bit capture may use a 32-bit timer resource for capture. By setting C32 (ICxCON<8>) to '1', a 32-bit timer resource is captured. The 32-bit timer resource is routed into the module using the existing 16-bit timer inputs. Timer2 provides the lower 16 bits and Timer3 provides the upper 16 bits, as illustrated in Figure 15-2.

The timer's clock can be set up using the internal peripheral clock source or a synchronized external clock source applied at the TxCK pin.




Figure 15-2: 32-bit Timer Selection Block Diagram

15.4 INPUT CAPTURE ENABLE

After configuration, an Input Capture module is enabled by setting the ON bit (ICxCON<15>). When this bit is cleared, the module is reset. Resetting the module has the following effects:

- · Clears the Overflow Condition Flag
- · Resets the FIFO to the empty state
- · Resets the event count (for interrupt generation)
- · Resets the prescaler count

Register reads and writes are allowed regardless of the ON bit (ICxCON<15>) state.

15.5 INPUT CAPTURE EVENT MODES

The Input Capture module captures the value of the selected time base register when an event occurs at the ICx pin. An Input Capture module can be configured in the following modes:

- Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
 - Capture timer value on every rising and falling edge of input at ICx pin, starting with a specified edge
- · Prescaled Capture Event modes:
 - Capture timer value on every fourth rising edge of input at ICx pin
 - Capture timer value on every sixteenth rising edge of input at ICx pin
- Edge Detect mode (See 15.5.3 "Edge Detect (Hall Sensor) Mode")
- Interrupt-Only mode (See 15.5.4 "Interrupt-Only Mode")

These input capture modes are configured by setting the appropriate Input Capture mode bits ICM<2:0> (ICxCON<2:0>).

When the Input Capture module is disabled (ICM<2:0> = 0.00), the input capture logic ignores incoming capture edges and does not generate further capture events or interrupts. The FIFO continues to be operational for reading. Returning the module to any of the other modes resumes operation. A state change on the capture input while capture is disabled does not cause a capture event on exiting the Capture Disable mode.

Note: The prescaler logic continues to run when the Input Capture module is in Capture Disable mode.

15.5.1 Simple Capture Events

The Input Capture module can capture a timer count value based on the selected edge (rising, falling or both, defined by mode) of the input applied to the ICx pin. Table 15-2 provides the mode settings. In Simple Capture Event mode, the prescaler is not used. See Figure 15-3, Figure 15-4 and Figure 15-5 for simplified timing diagrams of a simple capture event.

Table 15-2: Input Capture Mode Settings

ICM<2:0> Setting	Capture Occurs On
001	Rising edge
010	Falling edge
110	Rising and falling edges ⁽¹⁾

Note 1: This capture begins with the edge specified by the FEDGE bit (ICxCON<9>).

The input capture logic detects and synchronizes the rising or falling edge of the capture pin signal on the peripheral clock. When the rising/falling edge has occurred, the Input Capture module logic will write the current time base value to the capture buffer and signal the interrupt generation logic.

Note: Since the capture input must be synchronized to the peripheral clock, the module captures the timer count value that is valid 2-3 peripheral clock cycles (TPB) after the capture event.

An input capture interrupt event is generated after one, two, three or four timer count captures, as configured by the ICI<1:0> bits (ICxCON<6:5>). See **15.7** "Input Capture Interrupts" for further details.

Since the capture pin is sampled by the peripheral clock, the capture pulse high and low widths must be greater than the peripheral clock period.

Figure 15-3 depicts two capture events when the Input Capture module is in Simple Capture mode configured to capture every rising edge, ICM<2:0> = 011 (ICxCON<2:0>), with interrupts generated for every event, ICI<1:0> = 00 (ICxCON<6:5>).

The first capture event occurs when the timer value is 'n'. Due to synchronization delay, timer value 'n + 2' is stored in the capture buffer. The second capture event occurs when the timer value is 'm'. Note that 'm + 3' is stored in the capture buffer due to propagation delay as well as the synchronization delay. Interrupt events are generated on each capture event.






Figure 15-4 depicts a capture event when the Input Capture module is in Simple Capture mode configured to capture every falling edge, ICM<2:0> = 010 (ICxCON<2:0>), with interrupts generated for every event, ICI<1:0> = 00 (ICxCON<6:5>). In this example, the timer frequency is slower than the peripheral clock.

The capture event occurs when the timer value is 'n'. Value 'n' is stored in the capture buffer and an interrupt event is generated.







Figure 15-5 depicts a capture event when the Input Capture module is in Simple Capture mode configured to capture every edge, ICM<2:0> = 011 (ICxCON<2:0>); starting with a falling edge, FEDGE = 0 (ICxCON<9>), with interrupts generated for every second event, ICI<1:0> = 01 (ICxCON<6:5>).

The first falling edge occurs when the timer value is 'n'. Value 'n + 2' is stored in the capture buffer. A subsequent rising edge occurs when the timer value is 'm'. Value 'm + 2' is stored in the capture buffer and an interrupt event is generated.

Figure 15-5: Simple Capture Event Timing Diagram, Capture Every Edge, Falling Edge First



15.5.2 Prescaled Capture Event Mode

In Prescaled Capture Event mode, the Input Capture module triggers a capture event on either every fourth or every sixteenth rising edge. Table 15-3 provides the Prescaled Capture Event mode settings.

ICM<2:0> Setting	Number of Rising Edges Before Trigger
100	4
101	16

The capture prescaler counter is incremented on every rising edge on the capture input. When the prescaler counter equals four or sixteen (depending on the mode selected), the counter outputs a "valid" capture event signal. The valid capture event signal is then synchronized to the peripheral clock. The synchronized capture event signal triggers a timer count capture.

Note: Since the capture input must be synchronized to the peripheral clock, the module captures the timer count value that is valid 2-3 peripheral clock cycles (TPB) after the capture event.

An input capture interrupt is generated after one, two, three or four timer count captures, as configured by the ICI<1:0> bits (ICxCON<6:5>). See **15.7** "Input Capture Interrupts" for further details.

Note: It is recommended that the user disable the capture module (i.e., clear the ON bit, ICxCON<15>), before switching to Prescaler Capture Event mode. Simply switching to Prescaler Capture Event mode from another active mode does not reset the prescaler and may cause an inadvertent capture event.

The prescaler counter is cleared when the following events occur:

- The Input Capture module is turned off (i.e., ON = 0 (ICxCON<15>))
- · The Input Capture module is reset

Since the capture pin triggers an internal flip-flop, the input capture pulse high and low widths are not limited by the peripheral clock period. Refer to the **"Electrical Characteristics"** section in the specific device data sheet for details on input capture electrical specifications.

Figure 15-6 depicts a capture event when the Input Capture module is in Prescaler Capture Event mode. The prescaler is configured to capture a timer value for every fourth rising edge on the capture input, ICM<2:0> = 100 (ICxCON<2:0>), with interrupts generated for every capture event, ICI<1:0> = 00 (ICxCON<6:5>). The fourth rising edge on the capture input occurs at time 'n'. The prescaler output is synchronized. Due to synchronization delay, timer value 'n + 2' is stored in the capture buffer. An interrupt signal is generated due to the capture event.




Figure 15-6: Prescaler Capture Event Timing Diagram

15.5.3 Edge Detect (Hall Sensor) Mode


In Edge Detect mode, the Input Capture module captures a timer count value on every edge of the capture input. Edge Detection mode is selected by setting the ICM<2:0> bits to '001' (ICxCON<2:0>). In this mode, the capture prescaler is not used and the Input Capture Overflow bit, ICOV (ICxCON<4>), is not updated. In this mode, the Interrupt Control bits, ICI<1:0> (ICxCON<6:5>), are ignored and an interrupt event is generated for every timer count capture. See Figure 15-7 for a simplified timing diagram.

As with the Simple Capture Event mode, the Input Capture logic detects and synchronizes the rising and falling edge of the capture input signal on the peripheral clock. When a rising or falling edge occurs, the Input Capture module writes the time base value to the capture buffer.

Note: Since the capture input must be synchronized to the peripheral clock, the module captures the timer count value that is valid 2-3 peripheral clock cycles (TPB) after the capture event.

Since the capture pin is sampled by the peripheral clock, the capture pulse high and low widths must be greater than the peripheral clock period.

Figure 15-7 depicts three capture events when the Input Capture module is in Edge Detect mode, ICM<2:0> = 001 (ICxCON<2:0). Transitions on the capture input occur at times 'n', 'n + 1' and 'n + 3'. Due to synchronization and propagation delay, timer values 'n + 2', 'n + 4' and 'n + 5' are stored in the capture buffer. Interrupt signals are generated due to each capture input transition.





15.5.4 Interrupt-Only Mode

Interrupt-Only mode does not function while the device is running, and only operates when the device is in Sleep or Idle mode; however, during normal operation, when the device is in Sleep or Idle mode and the Input Capture module is set for Interrupt-Only mode (ICM<2:0> = 111), the Input Capture module functions as an interrupt pin. Any rising edge on the input capture triggers an interrupt, which wakes the device. No timer values are captured and the FIFO buffer is not updated.

Since no timer values are captured, the Timer Select bit, ICTMR (ICxCON<7>), is ignored and there is no need to configure the timer source. The prescaler is not used in this mode, as the wake-up interrupt is generated on the first rising edge. Therefore, the ICI<1:0> bits (ICxCON<6:5>) are ignored. When the device leaves Sleep or Idle mode, the interrupt signal is deasserted. This mode is used strictly as an external wake-up source.

Since the capture pin triggers on an internal flip-flop, the input capture pulse high and low widths are not limited by the peripheral clock period. Refer to the **"Electrical Characteristics"** section in the specific device data sheet for details on input capture electrical specifications.

15.6 CAPTURE BUFFER OPERATION

Each Input Capture module has an associated four-level deep FIFO buffer. The buffer is accessible to the user application via the buffer register (ICxBUF). ICxBUF is written by the input capture logic and can only be read by the user application. Writes to ICxBUF are ignored.

There are two status flags that provide status on the FIFO buffer:

- ICBNE (ICxCON<3>) Input Capture Buffer Not Empty
- ICOV (ICxCON<4>) Input Capture Overrun

When the Input Capture module is disabled (i.e., ON = 0 (ICxCON<15>) or Reset), the status flags are cleared and the buffer is cleared to the empty state.

The ICBNE flag is set on the first input capture event and remains set until all capture events have been read from the FIFO. For example, if three capture events have occurred, three reads of the capture FIFO buffer are required before the ICBNE flag is cleared. If four capture events have occurred, four reads are required to clear the ICBNE flag.

Each read of the FIFO buffer adjusts the read pointer, allowing the remaining entries to move to the next available top location of the FIFO. In 32-bit Capture mode, the upper 16 bits must be read last if reading 16 bits at a time. The FIFO read pointer is advanced when reading the Most Significant Byte (MSB).

If the FIFO is full with four capture events and a fifth capture event occurs prior to a read of the FIFO, an overrun condition occurs and the ICOV bit (ICxCON<4>) is set to a logic '1'. The fifth capture event is not recorded, subsequent capture events do not alter the current FIFO contents until the overrun condition is cleared, and an input capture error interrupt will be generated.

Note: Some PIC32 microcontrollers do not support the ICxE interrupt. Refer to the specific device data sheet for availability.

The overflow condition is cleared in any of the following ways:

- Module is disabled (i.e., ON = 0 (ICxCON<15>))
- Capture buffer is read until ICBNE = 0 (ICxCON<3>)
- Device is Reset

Note: When ICI<1:0> = 00 or ICM<2:0> = 001, interrupts continue to occur and the ICOV bit remains clear even after a buffer overflow has occurred.

If the Input Capture module is disabled and at some time re-enabled, the FIFO buffer contents are not defined and a read may yield indeterminate results.

If a FIFO read is performed when no capture event has been received, the read yields indeterminate results.

15.7 INPUT CAPTURE INTERRUPTS


The Input Capture module has the ability to generate an interrupt event signal based upon the selected number of capture events. A capture event is defined by the writing of a timer value into the FIFO. The number of capture events required to trigger an interrupt event is set by the ICI<1:0> control bits (ICxCON<6:5>). If ICBNE = 0 (ICxCON<3>), the interrupt count is cleared. This allows the user to synchronize the interrupt count to the FIFO status.

For example, assuming that ICI<1:0> = 01 (specifying an interrupt event every second capture event), the following sequence could occur:

- 1. Turn on module, interrupt count = 0.
- 2. Capture event. FIFO contains one entry, interrupt count = 1.
- 3. Read FIFO. FIFO is empty, interrupt count = 0.
- 4. Capture event. FIFO contains one entry, interrupt count = 1.
- 5. Capture event. FIFO contains two entries, interrupt count = 2.
- 6. Interrupt issued. interrupt count = 0.
- 7. Capture event. FIFO contains three entries, interrupt count = 1.
- 8. Read FIFO three times. FIFO becomes empty, interrupt count = 0.
- 9. Capture event. FIFO contains one entry, interrupt count = 1.
- 10. Read FIFO. FIFO becomes empty, interrupt count = 0.

The first capture event is defined as the capture event occurring after a mode change from the OFF mode or after ICBNE = 0.


When an overrun occurs (unless ICI<1:0> = 0.0 or ICM<2:0> = 0.01), the Input Capture module will stop generating input capture events and generates an input capture error event instead. This interrupt will persist until the overflow condition is cleared (see **15.6 "Capture Buffer Operation**" for details on how to clear the overflow condition).



Applications often dictate using the Input Capture pins as auxiliary external interrupt sources. When ICI<1:0> = 00 or ICM<2:0> = 001, interrupt events occur regardless of FIFO overrun. There is no need to perform a dummy read on the capture buffer to clear the event and prevent an overflow in order to ensure that future interrupt events are not inhibited. The ICOV flag (ICxCON<4>) is still set for the overflow condition.

Figure 15-8 depicts five capture events when the Input Capture module is configured to capture timer values on every rising edge (ICM<2:0> = 011) and generate an interrupt for every four captures (ICI<1:0> = 11). Note that the fourth capture causes the capture of value 'n + 8' and triggers an interrupt event.

Figure 15-8: Interrupt Event, ICxCON.ICM<2:0> = 011, ICxCON.ICI<1:0> = 11



Input Capture

15

15.7.1 Interrupt Control Bits

Each Input Capture module has interrupt flag status bits (ICxIF), interrupt error status bits (ICxE), interrupt enable bits (ICxIE), interrupt priority control bits (ICxIP) and secondary interrupt priority control bits (ICxIS). Refer to **8.2** "**Control Registers**" in **Section 8.** "Interrupts" (DS61108) for further information on peripheral interrupts.

15.7.2 Interrupt Persistence

Input capture interrupts persist so long as the condition that caused them persists. In addition, they will occur again immediately if the condition is not cleared. Table 15-4 describes the interrupt persistence set and clear conditions.

Note: Some PIC32 microcontrollers do not support the ICxE interrupt or persistent interrupts. Refer to the specific device data sheet for availability.

ICxCON Value	Set Condition	Persistence
ICI<1:0> = 11	Interrupt on every fourth capture event.	Interrupt is active if the number of FIFO entries is equal to 4.
ICI<1:0> = 10	Interrupt on every third capture event.	Interrupt is active if the number of FIFO entries is greater than or equal to 3.
ICI<1:0> = 01	Interrupt on every second capture event.	Interrupt is active if the number of FIFO entries is greater than or equal to 2.
ICI<1:0> = 00 or Edge Detect modes (see the ICM<2:0> bits in the ICxCON register (Register 15-1))	Interrupt on every capture event.	Interrupt is active if the number of FIFO entries is greater than or equal to 1.
ICOV = 1	Interrupt on fifth capture event if FIFO is full.	Interrupt is active until the error condition flag (ICxCON.ICOV) is cleared.

 Table 15-4:
 Interrupt Persistence Conditions

15.8 OPERATION IN POWER-SAVING MODES

15.8.1 Input Capture Operation in Sleep Mode

When the device enters Sleep mode, the peripheral clock is disabled. In Sleep mode, the Input Capture module can only function as an external interrupt source. This mode is enabled by setting the ICM<2:0> control bits = 111 (ICxCON<2:0>), for Interrupt-Only mode. In this mode, a rising edge on the capture pin will generate a device wake-up from Sleep. If the respective module interrupt bit is enabled and the module's priority is of the required priority level, an interrupt will be generated. Refer to **15.5.4 "Interrupt-Only Mode"** for more details.

If the Input Capture module has been configured for a mode other than ICM<2:0> = 111 and the device enters Sleep mode, no external pin stimulus, rising or falling, will generate a wake-up from Sleep.

15.8.2 Input Capture Operation in Idle Mode

When the device enters Idle mode, the peripheral clock sources remain functional and the CPU stops executing code. The Sleep-In-Idle Control bit, SIDL (ICxCON<13>), determines whether the module will stop in Idle mode or continue to operate.

If SIDL is '0', the module continues normal operation in Idle mode. Although Interrupt-Only mode (ICM<2:0> = 111) may generate an interrupt when in Idle mode if SIDL is '0', an interrupt is not generated when the processor is running. Refer to **15.5.4** "Interrupt-Only Mode" for further details.

If SIDL is '1', the module stops when the device is in Idle mode. The module performs the same procedures when stopped in Idle mode as for Sleep mode. Refer to **15.5.4** "Interrupt-Only Mode" for further details.

15.8.3 Device Wake-up on Sleep or Idle

While using Interrupt-Only mode, an input capture event can generate a device wake-up or interrupt, if enabled, when the device is in Sleep or Idle mode. Refer to **15.5.4** "Interrupt-Only Mode" for further details.

15.9 INPUT CAPTURE OPERATION IN DEBUG MODE

The FRZ bit (ICxCON<14>) determines whether the Input Capture module will run or stop while the CPU is executing Debug Exception code (i.e., the application is halted) in Debug mode.

When FRZ is '0', the Input Capture module continues to run even when the application is halted in Debug mode. When FRZ is '1' and the application is halted in Debug mode, the Input Capture module will freeze its operations and make no changes to its current state. The module will resume its operation after the CPU resumes execution.

Note: The FRZ bit is readable and writable only when the CPU is executing in Debug Exception mode. In all other modes, the FRZ bit reads as '0'. If FRZ bit is changed during Debug mode, the new value does not take effect until the current Debug Exception mode is exited and re-entered. During the Debug Exception mode, the FRZ bit reads the state of the peripheral when entering Debug mode.

15.9.1 Capture Operation During Freeze (FRZ = 1)

When frozen, the capture operation does not cause changes to the module. The edge detection logic prevents any state changes that occur during Freeze from being inadvertently detected after leaving Freeze.

Note: The prescaler logic is not frozen during Debug mode.

When frozen, the emulator is allowed to read the Input Capture FIFO; however, the FIFO status flags as viewed by the user application do not change.

15.10 I/O PIN CONTROL

When the Input Capture module is enabled, the user application must ensure that the I/O pin direction is configured for an input by setting the associated TRIS bit. The pin direction is not set when the Input Capture module is enabled. Furthermore, all other peripherals multiplexed with the input pin must be disabled.

15.11 DESIGN TIPS

Question 1: Can the Input Capture module be used to wake the device from Sleep mode?

Answer: Yes. When the Input Capture module is configured to ICM<2:0> = 111 (ICxCON<2:0>) and the respective module interrupt enable bit is asserted (ICIE = 1), a rising edge on the capture pin will wake the device from Sleep. (See 15.5.4 "Interrupt-Only Mode" for further details.)

15.12 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC32 device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Input Capture module include the following:

Title	Application Note #
Using the CCP Module(s)	AN594
Implementing Ultrasonic Ranging	AN597

Note: Please visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the PIC32 family of devices.

15

15.13 REVISION HISTORY

Revision A (October 2007)

This is the initial released version of this document.

Revision B (October 2007)

Updated document to remove Confidential status.

Revision C (April 2008)

Revised status to Preliminary; Revised U-0 to r-x; Removed 'x' in bit names.

Revision D (June 2008)

Revised note for Registers 15-1, 15-3, 15-4, 15-5, 15-6, 15-7, 15-8, 15-9; Change Reserved bits from "Maintain as" to "Write"; Added Note to ON bit (ICxCON Register).

Revision E (October 2009)

This revision includes the following updates:

- · Minor updates to text and formatting have been incorporated throughout the document.
- · Updated the following figures:
 - Simple Capture Event Timing Diagram, Capture Every Rising Edge (Figure 15-3)
 - Simple Capture Event Timing Diagram, Capture Every Falling Edge (Figure 15-4)
 - Simple Capture Event Timing Diagram, Capture Every Edge, Falling Edge First (Figure 15-5)
 - Prescaler Capture Event Timing Diagram (Figure 15-6)
 - Edge Detect Capture Event Timing Diagram (Figure 15-7)
 - Interrupt Event, ICxCON.ICM<2:0> = 011, ICxCON.ICI<1:0> = 11 (Figure 15-8)
- Updated the shaded note in 15.1 "Introduction".
- Removed the shaded note in 15.2 "Input Capture Registers".
- Updated the Interrupts Register Summary (Table 15-1):
 - Removed all references to the Clear, Set and Invert registers
 - Added the Address Offset column
 - Added Notes 1, 2 and 3, which describe the Clear, Set and Invert registers
- Added Notes 1, 2 and 3, which describe the Clear, Set and Invert registers to the ICxCON register (see Register 15-1).
- Removed the IFS0, IEC0, IPC1, IPC2, IPC3, IPC4 and IPC5 registers.
- Updated the bit definition for ICM<2:0> = 111 in the ICxCON: Input Capture x Control Register (Register 15-1).
- Updated the first paragraph of 15.3 "Timer Selection" to clarify the formation of the timers used for the time base.
- Removed content from the first paragraph of 15.5.1 "Simple Capture Events", which is now presented in Table 15-2.
- Removed content from the first paragraph of 15.5.2 "Prescaled Capture Event Mode", which is now presented in Table 15-3.
- Updated all three paragraphs of 15.5.4 "Interrupt-Only Mode".
- Added a shaded note and updated the sixth paragraph of **15.6** "Capture Buffer Operation".
- · Updated the capture event sequence in 15.7 "Input Capture Interrupts".
- Added a reference to the interrupt error status bits (ICxE) in 15.7.1 "Interrupt Control Bits".
- Added 15.7.2 "Interrupt Persistence".
- Updated the second paragraph of 15.8.2 "Input Capture Operation in Idle Mode" to clarify operation during Interrupt-Only mode.

Revision E (October 2009) (Continued)

- Updated **15.8.3** "Device Wake-up on Sleep or Idle" to clarify operation during Interrupt-Only mode.
- Updated the first paragraph of **15.9.1** "Capture Operation During Freeze (FRZ = 1)", and removed the second paragraph.
- Removed 15.9.2 "Operation of the Capture Buffer in Debug Mode".

Revision F (November 2010)

This revision includes the following updates:

- Formatting updates and minor text changes have been incorporated throughout the document
- The bit named ICFEDGE has been renamed to FEDGE
- The bit named ICC32 has been renamed to C32
- A new note box regarding interrupts has been added immediately after the last bullet item in **15.6 "Capture Buffer Operation"**

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-682-1

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

08/04/10