

# Section 24. Inter-Integrated Circuit

# HIGHLIGHTS

This section of the manual contains the following topics:

24.1	Overview	
24.2	Control and Status Registers	
24.3	I <sup>2</sup> C <sup>™</sup> Bus Characteristics	
24.4	Enabling I <sup>2</sup> C <sup>™</sup> Operation	
24.5	Communicating as a Master in a Single Master Environment	
24.6	Communicating as a Master in a Multi-Master Environment	
24.7	Communicating as a Slave	
24.8	Connection Considerations for I <sup>2</sup> C Bus	
24.9	I <sup>2</sup> C <sup>™</sup> Operation in Power-Save Modes and DEBUG modes	
24.10	Effects of a Reset	
24.11	Pin Configuration In I <sup>2</sup> C Mode	
24.12	Design Tips	
24.13	Related Application Notes	24-72
24.14	Revision History	24-73

# 24.1 OVERVIEW

The Inter-Integrated Circuit ( $I^2C^{TM}$ ) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, A/D converters, etc.

The I<sup>2</sup>C module can operate in any of the following I<sup>2</sup>C systems:

- As a slave device
- · As a master device in a single master system (slave may also be active)
- As a master/slave device in a multi-master system (bus collision detection and arbitration available)

The I<sup>2</sup>C module contains independent I<sup>2</sup>C master logic and I<sup>2</sup>C slave logic, each generating interrupts based on their events. In multi-master systems, the software is simply partitioned into master controller and slave controller.

When the I<sup>2</sup>C master logic is active, the slave logic also remains active, detecting the state of the bus and potentially receiving messages from itself in a single master system or from other masters in a multi-master system. No messages are lost during multi-master bus arbitration.

In a multi-master system, bus collision conflicts with other masters in the system are detected and reported to the application (BCOL Interrupt). The software can terminate, and then restart the message transmission.


The I<sup>2</sup>C module contains a Baud Rate Generator (BRG). The I<sup>2</sup>C Baud Rate Generator does not consume other timer resources in the device.

Key features of the I<sup>2</sup>C module include the following:

- Independent master and slave logic
- · Multi-master support which prevents message losses in arbitration
- Detects 7-bit and 10-bit device addresses with configurable address masking in Slave mode
- Detects general call addresses as defined in the I<sup>2</sup>C protocol
- Automatic SCLx clock stretching provides delays for the processor to respond to a slave data request
- Supports 100 kHz and 400 kHz bus specifications
- Supports Strict I<sup>2</sup>C Reserved Address Rule

Figure 24-1 shows the I<sup>2</sup>C module block diagram.





24

# 24.2 CONTROL AND STATUS REGISTERS

**Note:** Each PIC32MX device variant may have one or more I<sup>2</sup>C modules. An 'x' used in the names of pins, control/Status bits, and registers denotes the particular module. Refer to the specific device data sheets for more details.

The PIC32MX I<sup>2</sup>C module consists of the following Special Function Registers (SFRs):

• I2CxCON: Control Register for the I<sup>2</sup>C Module

I2CxCONCLR, I2CxCONSET, I2CxCONINV: Atomic Bit Manipulation Write-only Registers for I2CxCON

• I2CxSTAT: Status Register for the I<sup>2</sup>C Module

I2CxSTATCLR, I2CxSTATSET, I2CxSTATINV: Atomic Bit Manipulation Write-only Registers for I2CxSTAT

• I2CxMSK: Address Mask Register (designates which bit positions in I2CxADD can be ignored, which allows for multiple address support)

I2CxMSKCLR, I2CxMSKSET, I2CxMSKINV: Atomic Bit Manipulation Write-only Registers for I2CxMSK

- I2CxRCV: Receive Buffer Register (read-only)
- I2CxTRN: Transmit Register (read/write)
- I2CxTRNCLR, I2CxTRNSET, I2CxTRNINV: Atomic Bit Manipulation Write-only Registers for I2CxTRN
- I2CxADD: Address Register (holds the slave device address)
- I2CxADDCLR, I2CxADDSET, I2CxADDINV: Atomic Bit Manipulation Write-only Registers for I2CxADD
- I2CxBRG: Baud Rate Generator Reload Register (holds the Baud Rate Generator reload value for the I<sup>2</sup>C module Baud Rate Generator)
- I2CxBRGCLR, I2CxBRGSET, I2CxBRGINV: Atomic Bit Manipulation Write-only Registers for I2CxBRG

Each I<sup>2</sup>C module also has the following associated bits for interrupt control:

- I2CxMIF: Master Interrupt Flag Status Bits in IFC0, IFC1 INT Registers
- I2CxSIF: Slave Interrupt Flag Status Bits in IFS0, IFS1 INT Registers
- I2CxBIF: Bus Collision Interrupt Flag Status Bits in IFS0, IFS1 INT Registers
- I2CxMIE: Master Interrupt Enable Control Bits in IEC0, IEC1 INT Registers
- I2CxSIE: Slave Interrupt Enable Control Bits in IEC0, IEC1 INT Registers
- I2CxBIE: Bus Collision Interrupt Enable Control Bits in IEC0, IEC1 INT Registers
- I2CxIP<2:0>: Interrupt Priority Control Bits in IPC6, IPC8 INT Registers
- I2CxIS<1:0>: Interrupt Sub-Priority Control Bits in IPC6, IPC8 INT Registers

The following table summarizes all  $I^2C$ -module-related registers. Corresponding registers appear after the summary, followed by a detailed description of each register.

### I<sup>2</sup>C<sup>™</sup> SFR Summary

Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
I2CxCON	31:24	_	—	_	_	—	_	_			
	23:16	_	—	_	_	—	_	_	_		
	15:8	ON	FRZ	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN		
	7:0	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN		
I2CxCONCLR	31:0		Writes	s clear selecte	d bits of I2Cx	CON, reads y	eld undefined	value			
I2CxCONSET	31:0		Write	es set selected	bits of I2CxC	CON, reads yie	eld undefined	value			
2CxCONINV	31:0		Writes	invert selecte	ed bits of I2Cx	CON, reads y	ield undefined	l value			
2CxSTAT	31:24	_	—	—	—	—	—	—	—		
	23:16	_	—	_	_	—	_	_	_		
	15:8	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10		
	7:0	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF		
2CxSTATCLR	31:0		Writes	s clear selecte	d bits of I2Cx	STAT, reads y	ield undefined	value			
2CxSTATSET	31:0		Write	es set selected	bits of I2CxS	TAT, reads yie	eld undefined	value			
2CxSTATINV	31:0		Writes	invert selecte	ed bits of I2Cx	STAT, reads y	ield undefined	l value			
2CxADD	31:24			_		_	_	_			
	23:16		_			_					
	15:8		_			_		ADD	<9:8>		
	7:0				ADD	<7:0>					
2CxADDCLR	31:0		Write	s clear selecte	d bits of I2Cx	ADD, reads yi	eld undefined	value			
2CxADDSET	31:0					DD, reads yie					
I2CxADDINV	31:0					ADD, reads y					
2CxMSK	31:24		_	_	_	_	_	_			
	23:16	_	_	_	_	_	_	_			
	15:8							MSK	<9:8>		
	7:0				MSK	<7:0>					
I2CxMSKCLR	31:0		Write	s clear selecte		MSK, reads y	eld undefined	value			
I2CxMSKSET	31:0					ISK, reads yie					
2CxMSKINV	31:0					MSK, reads y					
2CxBRG	31:24		_	_	_		_	_			
	23:16										
	15:8						I2CxBR	G<11:8>			
	7:0		I2CxBRG<7:0>								
2CxBRGCLR	31:0		Write	s clear selecte		BRG, reads yi	eld undefined	value			
2CxBRGSET	31:0					BRG, reads yie					
2CxBRGINV	31:0					BRG, reads y					
2CxTRN	31:24	_	_	_	_	_	_	_			
	23:16	_	_	_	_	_	_	_			
	15:8	_	_	_	_	_			_		
	7:0					 \TA<7:0>					
2CxTRNCLR	31:0		\M/rito	s clear selecte		TRN, reads yi	eld undefined	value			
2CxTRNSET	31:0					RN, reads yie					
	01.0		vviite			itin, icaus yle		auc			

**|<sup>2</sup>С**™

# PIC32MX Family Reference Manual

Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
I2CxRCV	31:24	_	_	_	—	—	_	—	—
	23:16		_	_	_	_	_	_	_
	15:8		_	_	—	_	_	—	_
	7:0				I2CRXD	ATA<7:0>			
IFS0	31:24	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF	U1RXIF	U1EIF	SPI1RXIF	SPI1TXIF
	23:16	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF
	15:8	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF
	7:0	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF
IFS1	31:24		_	_	—	_	_	USBIF	FCEIF
	23:16	_	_	_	—	DMA3IF	DMA2IF	DMA1IF	DMA0IF
	15:8	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF	U2RXIF	U2EIF
	7:0	SPI2RXIF	SPI2TXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF
IEC0	31:24	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	SPI1RXIE	SPI1TXIE
	23:16	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE
	15:8	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE
	7:0	INT1IE	OC1IE	IC1IE	T1IE	INTOIE	CS1IE	CS0IE	CTIE
IEC1	31:24		_	_	_	_	_	USBIE	FCEIE
	23:16	_	_	_	—	DMA3IE	DMA2IE	DMA1IE	DMA0IE
	15:8	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE	U2RXIE	U2EIE
	7:0	SPI2RXIE	SPI2TXIE	SPI2EIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE
IPC6	31:24	_	_	_		AD1IP<2:0>	AD1IS	S<1:0>	
	23:16		_	_		CNIP<2:0>		CNIS	<1:0>
	15:8		_	_		I2C1IP<2:0>		12C118	S<1:0>
	7:0		_	_		U1IP<2:0>		U1IS	<1:0>
IPC8	31:24	_	—	—		RTCCIP<2:0>		RTCCI	S<1:0>
	23:16	_	_	_		FSCMIP<2:0>		FSCMI	S<1:0>
	15:8	—	_	—		I2C2IP<2:0>		12C218	S<1:0>
	7:0	_	—	—		U2IP<2:0>		U2IS	<1:0>

### I<sup>2</sup>C<sup>™</sup> SFR Summary (Continued)

Register 24-1:	I2CxCON: I	<sup>2</sup> C Control Re	gister				
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
		_	—			—	—
oit 31							bit 24
r v	rv	rv	rv	rv	rv	r v	r v
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
 bit 23	—	_	_	_	—	_	 bit 16
511 20							51110
R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
ON	FRZ	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN
bit 15							bit 8
DAMO	DAMO	DAVA	DAMO	DANO	D/M/ O	DAMO	D/M/ O
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0
L <b>egend:</b> R = Readable b	bit	W = Writable		P = Program		r = Reserved	bit
U = Unimpleme	ented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknow	/n)		
	0 = Disables Note: When		l I <sup>2</sup> C pins are c CLK divisor, th	controlled by PO	ORT functions are should not	erial port pins read/write the on that clears th	
	ON b	it.	-		-		
bit 14	1 = Freeze r	in DEBUG Moo nodule operatio reeze module o	on when in DE	BUG mode	-	ode; otherwise	read as '0')
	Note: FRZ i	is writable in De	ebug Exceptior	n mode only, it i	is forced to '0'	in normal mode	).
bit 13	SIDL: Stop in	IDLE Mode bit		-			
		nue module opera			LE mode		
bit 12		L Release Con					
	In I <sup>2</sup> C Slave r Module Reset If STREN = 0	node only t and (ON = 0)		= 1			
	0 = Force	e clock low (clo	ck stretch)				
	Note: Autor	natically cleare	d to '0' at begi	nning of slave t	transmission.		
	0 = Holds	ase clock	ck stretch). Us	er may progran	n this bit to '0'	to force a clock	stretch at the
	Note: Autor	natically cleare					

**I<sup>2</sup>С**тм

Register 24-1:	I2CxCON: I <sup>2</sup> C Control Register (Continued)
bit 11	STRICT: Strict I <sup>2</sup> C Reserved Address Rule Enable bit
	<ul> <li>1 = Strict reserved addressing is enforced. Device doesn't respond to reserved address space or generate addresses in reserved address space.</li> <li>0 = Strict I<sup>2</sup>C Reserved Address Rule not enabled</li> </ul>
bit 10	A10M: 10-bit Slave Address Flag bit
	1 = I2CxADD is a 10-bit slave address
	0 = I2CADD is a 7-bit slave address
bit 9	DISSLW: Slew Rate Control Disable bit
	<ul> <li>1 = Slew rate control disabled for Standard Speed mode (100 kHz); also disabled for 1 MHz mode</li> <li>0 = Slew rate control enabled for High Speed mode (400 kHz)</li> </ul>
bit 8	SMEN: SMBus Input Levels Disable bit
	<ul> <li>1 = Enable input logic so that thresholds are compliant with SMBus specification</li> <li>0 = Disable SMBus specific inputs</li> </ul>
bit 7	GCEN: General Call Enable bit In I <sup>2</sup> C Slave mode only
	<ul> <li>1 = Enable interrupt when a general call address is received in I2CSR. Module is enabled for reception.</li> <li>0 = General call address disabled.</li> </ul>
bit 6	<b>STREN:</b> SCL Clock Stretch Enable bit In I <sup>2</sup> C Slave mode only; used in conjunction with SCLREL bit.
	<ul><li>1 = Enable clock stretching</li><li>0 = Disable clock stretching</li></ul>
bit 5	<b>ACKDT:</b> Acknowledge Data bit In I <sup>2</sup> C Master mode only; applicable during master receive. Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.
	$1 = \frac{A \text{ NACK is sent}}{ACK \text{ is sent}}$
bit 4	<b>ACKEN:</b> Acknowledge Sequence Enable bit In I <sup>2</sup> C Master mode only; applicable during master receive
	1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit; cleared by module
	0 = Acknowledge sequence idle
bit 3	RCEN: Receive Enable bit In I <sup>2</sup> C Master mode only
	1 = Enables Receive mode for $I^2C$ , automatically cleared by module at end of 8-bit receive data byte 0 = Receive sequence not in progress
bit 2	<b>PEN:</b> Stop Condition Enable bit In I <sup>2</sup> C Master mode only
	<ul> <li>1 = Initiate Stop condition on SDA and SCL pins; cleared by module</li> <li>0 = Stop condition idle</li> </ul>
bit 1	<b>RSEN:</b> Restart Condition Enable bit In I <sup>2</sup> C Master mode only
	<ul> <li>1 = Initiate Restart condition on SDA and SCL pins; cleared by module</li> <li>0 = Restart condition idle</li> </ul>
bit 0	SEN: Start Condition Enable bit In I <sup>2</sup> C Master mode only
	<ul> <li>1 = Initiate Start condition on SDA and SCL pins; cleared by module</li> <li>0 = Start condition idle</li> </ul>

### Register 24-2: I2CxCONCLR: I<sup>2</sup>C 'x' Control Clear Register

	Write clears selected bits in I2CxCON, read yields undefined value	
bit 31		bit 0

### bit 31-0 Clears selected bits in I2CxCON

A write of '1' in one or more bit positions clears the corresponding bit(s) in I2CxCON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxCONCLR = 0x00008001 will clear bits 15 and 0 in I2CxCON register.

### Register 24-3: I2CxCONSET: I<sup>2</sup>C 'x' Control Set Register

Write sets selected bits in I2CxCON, read yields undefined value	
bit 31	bit 0

### bit 31-0 Sets selected bits in I2CxCON

A write of '1' in one or more bit positions sets the corresponding bit(s) in I2CxCON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxCONSET = 0x00008001 will set bits 15 and 0 in I2CxCON register.

### Register 24-4: I2CxCONINV: I<sup>2</sup>C 'x' Control Invert Register

	Write inverts selected bits in I2CxCON, read yields undefined value	
bit 31		bit 0

### bit 31-0 Inverts selected bits in I2CxCON

A write of '1' in one or more bit positions inverts the corresponding bit(s) in I2CxCON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxCONINV = 0x00008001 will invert bits 15 and 0 in I2CxCON register.

24

Register 24-5	: I2CxSTAT: I		J				
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
bit 31							bit 2
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—		—	—		—	—
bit 23							bit 1
R-0	R-0	r-x	r-x	r-x	R/W-0	R-0	R-0
ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10
bit 15					_		bit
R/W-0	R/W-0	R-0	R/W-0	R/W-0	R-0	R-0	R-0
IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF
bit 7							bit
Legend:							
R = Readable		W = Writable		P = Program		r = Reserved	bit
سملم مسلما ا				1' v   n max	(m)		
0 = 0 nimpler	nented bit	-n = Bit Valu	e at POR: ('0', '	$\mathbf{I}, \mathbf{X} = \mathbf{U}\mathbf{I}\mathbf{K}\mathbf{H}\mathbf{U}\mathbf{W}$	vn)		
-				1, x = UNKNOW	vn)		
bit 31-16	Reserved: Wi	rite '0'; ignore	read	1, x = UIIKIIOW	/11)		
bit 31-16	Reserved: Wi ACKSTAT: Ac	rite '0'; ignore :knowledge Si	read tatus bit		·	ceive.	
bit 31-16	Reserved: Wi ACKSTAT: Ac	rite '0'; ignore knowledge S aster and Slav	read tatus bit /e modes; appli		·	ceive.	
bit 31-16	Reserved: We ACKSTAT: Ac In both I <sup>2</sup> C Ma	rite '0'; ignore knowledge S aster and Slav edge was not l	read tatus bit ve modes; appli received		·	ceive.	
bit 15	Reserved: Wi ACKSTAT: Ac In both I <sup>2</sup> C Ma 1 = Acknowle 0 = Acknowle TRSTAT: Tran	rite '0'; ignore knowledge S aster and Slav edge was not i edge was rece ismit Status b	read tatus bit /e modes; appli received sived it	icable to both tr	ansmit and re	ceive.	
bit 31-16 bit 15	Reserved: Wi ACKSTAT: Ac In both I <sup>2</sup> C Ma 1 = Acknowle 0 = Acknowle TRSTAT: Tran In I <sup>2</sup> C Master	rite '0'; ignore knowledge S aster and Slav edge was not i edge was rece ismit Status b mode only; ap	read tatus bit ve modes; appli received sived it pplicable to Ma	icable to both tr ster Transmit m	ansmit and re	ceive.	
bit 31-16 bit 15	Reserved: Wi ACKSTAT: Ac In both I <sup>2</sup> C Ma 1 = Acknowle 0 = Acknowle TRSTAT: Tran In I <sup>2</sup> C Master	rite '0'; ignore knowledge Si aster and Slav edge was not l edge was rece nsmit Status b mode only; ap ansmit is in pr	read tatus bit ve modes; appli received sived it oplicable to Ma ogress (8 bits -	icable to both tr ster Transmit m	ansmit and re	ceive.	
bit 31-16 bit 15 bit 14	Reserved: We ACKSTAT: Ac In both I <sup>2</sup> C Ma 1 = Acknowle 0 = Acknowle TRSTAT: Tran In I <sup>2</sup> C Master 1 = Master tra	rite '0'; ignore knowledge S aster and Slav edge was not r edge was rece nsmit Status b mode only; ap ansmit is in pr ansmit is not i	read tatus bit ve modes; appli received sived it oplicable to Ma ogress (8 bits - n progress	icable to both tr ster Transmit m	ansmit and re	ceive.	
bit 31-16 bit 15 bit 14 bit 13-11	Reserved: Wi ACKSTAT: Ac In both I <sup>2</sup> C Ma 1 = Acknowle 0 = Acknowle TRSTAT: Tran In I <sup>2</sup> C Master 1 = Master tra 0 = Master tra Reserved: Wi BCL: Master I	rite '0'; ignore sknowledge S aster and Slav edge was not i edge was rece smit Status b mode only; ap ansmit is in pr ansmit is not i rite '0'; ignore Bus Collision	read tatus bit /e modes; appli received sived it oplicable to Ma ogress (8 bits - n progress read	icable to both tr ster Transmit m ⊦ ĀCK)	ansmit and re	ceive.	
bit 31-16	Reserved: Wi ACKSTAT: Ac In both I <sup>2</sup> C Ma 1 = Acknowle 0 = Acknowle TRSTAT: Tran In I <sup>2</sup> C Master 1 = Master tra 0 = Master tra Reserved: Wi BCL: Master I Cleared when	rite '0'; ignore cknowledge St aster and Slav edge was not r edge was rece smit Status b mode only; ap ansmit is in pr ansmit is not i rite '0'; ignore Bus Collision the I <sup>2</sup> C modu lision has bee	read tatus bit ve modes; appli received sived it policable to Ma ogress (8 bits - n progress read Detect bit ule is disabled ( en detected dur	icable to both tr ster Transmit m ⊦ ĀCK) ON = 0).	ansmit and re	ceive.	
bit 31-16 bit 15 bit 14 bit 13-11	Reserved: Wi ACKSTAT: Ac In both I <sup>2</sup> C Ma 1 = Acknowle 0 = Acknowle TRSTAT: Tran In I <sup>2</sup> C Master 1 = Master tra 0 = Master tra Reserved: Wi BCL: Master I Cleared when 1 = A bus coll 0 = No collision <b>GCSTAT:</b> Gen	rite '0'; ignore sknowledge S aster and Slav edge was not i edge was rece ismit Status b mode only; ap ansmit is in pr ansmit is in pr ansmit is not i rite '0'; ignore Bus Collision the I <sup>2</sup> C modu lision has been on has been o	read tatus bit /e modes; appli received sived it oplicable to Ma ogress (8 bits - n progress read Detect bit ule is disabled ( en detected dur detected us bit	icable to both tr ster Transmit m ⊦ ĀCK) ON = 0).	ansmit and re	ceive.	
bit 31-16 bit 15 bit 14 bit 13-11 bit 10	Reserved: Wit ACKSTAT: Act In both I <sup>2</sup> C Ma 1 = Acknowle 0 = Acknowle TRSTAT: Tran In I <sup>2</sup> C Master 1 = Master tra 0 = Master tra Reserved: Wit BCL: Master I Cleared when 1 = A bus coll 0 = No collisio GCSTAT: Gen Cleared after S 1 = General of	rite '0'; ignore cknowledge Si aster and Slav edge was not i edge was rece ismit Status b mode only; ap ansmit is in pr ansmit is not i rite '0'; ignore Bus Collision the I <sup>2</sup> C modu lision has been on has been on heral Call Stat Stop detection call address w	read tatus bit /e modes; appli received it opplicable to Mat ogress (8 bits - n progress read Detect bit ule is disabled ( en detected duri detected us bit n.	icable to both tr ster Transmit m ⊦ ACK) ON = 0). ing a master op	ansmit and re	ceive.	
bit 31-16 bit 15 bit 14 bit 13-11 bit 10 bit 9	Reserved: With ACKSTAT: Act In both I <sup>2</sup> C Mat I = Acknowle 0 = Acknowle TRSTAT: Trans In I <sup>2</sup> C Master I = Master trans 0 = Master trans Reserved: With BCL: Master I Cleared when I = A bus coll 0 = No collision GCSTAT: Gen Cleared after S I = General co 0 = General co ADD10: 10-bit	rite '0'; ignore sknowledge S aster and Slav edge was not r edge was rece asmit Status b mode only; ap ansmit is in pr ansmit is in pr ansmit is not i rite '0'; ignore Bus Collision the I <sup>2</sup> C modu lision has been on has been on heral Call Stat Stop detection call address w call address Sta	read tatus bit ve modes; appli received sived it opplicable to Ma- ogress (8 bits - n progress read Detect bit ule is disabled ( en detected duri detected us bit n. vas received vas not received tus bit	icable to both tr ster Transmit m ⊦ ACK) ON = 0). ing a master op	ansmit and re	ceive.	
bit 31-16 bit 15 bit 14 bit 13-11 bit 10 bit 9	Reserved: With ACKSTAT: Act In both I <sup>2</sup> C Mat I = Acknowle 0 = Acknowle TRSTAT: Trans In I <sup>2</sup> C Master I = Master trans Reserved: With BCL: Master I Cleared when I = A bus coll 0 = No collision GCSTAT: Gen Cleared after S I = General C 0 = General C	rite '0'; ignore sknowledge Si aster and Slav edge was not i edge was not i edge was rece ismit Status b mode only; aj ansmit is in pr ansmit is in pr ansmit is not i rite '0'; ignore Bus Collision the I <sup>2</sup> C modu lision has been on has been on has been on the Iaddress we call address we call address sta Stop detection dress was ma	read tatus bit /e modes; appli received ived it opplicable to Ma ogress (8 bits - n progress read Detect bit ule is disabled ( en detected duri detected us bit n. ras received ras not received tus bit n. tched	icable to both tr ster Transmit m ⊦ ACK) ON = 0). ing a master op	ansmit and re	ceive.	
bit 31-16 bit 15 bit 14 bit 13-11 bit 10	Reserved: With ACKSTAT: Act In both I <sup>2</sup> C Mat I = Acknowle 0 = Acknowle TRSTAT: Trans In I <sup>2</sup> C Master I = Master trans 0 = Master trans 0 = Master trans Reserved: With BCL: Master I Cleared when I = A bus coll 0 = No collision GCSTAT: Gen Cleared after S I = General co 0 = General co ADD10: 10-bit Cleared after S I = 10-bit ado	rite '0'; ignore sknowledge Si aster and Slav edge was not i edge was rece ismit Status b mode only; ap ansmit is in pr ansmit is not i rite '0'; ignore Bus Collision the I <sup>2</sup> C modu lision has been on has been on has been on haral Call Stat Stop detection call address w call address sta Stop detection dress was ma dress was not	read tatus bit ve modes; appli received it opplicable to Mar ogress (8 bits - n progress read Detect bit ule is disabled ( en detected duri detected us bit n. vas received vas not received tus bit n. tched matched	icable to both tr ster Transmit m ⊦ ACK) ON = 0). ing a master op	ansmit and re	ceive.	

Register 24-5: I2CxSTAT: I<sup>2</sup>C Status Registe

Register 24-5:	I2CxSTAT: I <sup>2</sup> C Status Register (Continued)
bit 6	I2COV: I <sup>2</sup> C Receive Overflow Status bit
	<ul> <li>1 = A byte is received while the I2CxRCV register is still holding the previous byte. I2COV is a "don't care" in Transmit mode. Must be cleared in software.</li> <li>0 = No overflow</li> </ul>
bit 5	<b>D/A:</b> Data/Address bit Valid only for Slave mode operation.
	<ul> <li>1 = Indicates that the last byte received or transmitted was data</li> <li>0 = Indicates that the last byte received or transmitted was address</li> </ul>
bit 4	<ul> <li>P: Stop bit</li> <li>Updated when Start, Reset or Stop detected; cleared when the I<sup>2</sup>C module is disabled (ON = 0).</li> <li>1 = Indicates that a Stop bit has been detected last</li> <li>0 = Stop bit was not detected last</li> </ul>
bit 3	<b>S:</b> Start bit Updated when Start, Reset or Stop detected; cleared when the $I^2C$ module is disabled (ON = 0). 1 = Indicates that a start (or restart) bit has been detected last 0 = Start bit was not detected last
bit 2	<ul> <li>R/W: Read/Write Information bit</li> <li>Valid only for Slave mode operation.</li> <li>1 = Read – indicates data transfer is output from slave</li> <li>0 = Write – indicates data transfer is input to slave</li> </ul>
bit 1	<b>RBF:</b> Receive Buffer Full Status bit 1 = Receive complete; I2CxRCV is full 0 = Receive not complete; I2CxRCV is empty
bit 0	<b>TBF:</b> Transmit Buffer Full Status bit 1 = Transmit in progress; I2CxTRN is full (8-bits of data) 0 = Transmit complete; I2CxTRN is empty

### Register 24-6: I2CxSTATCLR: I<sup>2</sup>C 'x' Status Clear Register

Write clears sel	ected bits in I2CxSTAT, read yields undefined value
bit 31	bit 0

### bit 31-0 Clears selected bits in I2CxSTAT

A write of '1' in one or more bit positions clears the corresponding bit(s) in I2CxSTAT register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxSTATCLR = 0x00008001 will clear bits 15 and 0 in I2CxSTAT register.

### Register 24-7: I2CxSTATSET: I<sup>2</sup>C 'x' Status Set Register

Write sets selected bits in I2CxSTAT, read yields undefined value	
bit 31	bit 0

### bit 31-0 Sets selected bits in I2CxSTAT

A write of '1' in one or more bit positions sets the corresponding bit(s) in I2CxSTAT register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxSTATSET = 0x00008001 will set bits 15 and 0 in I2CxSTAT register.

### Register 24-8: I2CxSTATINV: I<sup>2</sup>C 'x' Status Invert Register

	Write inverts selected bits in I2CxSTAT, read yields undefined value	
bit 31		bit 0

### bit 31-0 Inverts selected bits in I2CxSTAT

A write of '1' in one or more bit positions inverts the corresponding bit(s) in I2CxSTAT register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxSTATINV = 0x00008001 will invert bits 15 and 0 in I2CxSTAT register.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	_		—	—	_	_	_
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—	—
bit 23							bit 1
r-x	r-x	r-x	r-x	r-x	r-x	R/W-0	R/W-0
—	—	—	—	—	_	ADD<9:8>	
bit 15							bit 8
DAM 0	DAMA	DAM 0	DAMO	DAMA	D/M/ 0	DAMO	DAMO
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADD	<7:0>			
bit 7							bit (
Legend:							
R = Readable bit		W = Writable bit P = Programmable bit r = Reserved bit					bit
U = Unimplem	ented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknow	/n)		

 bit 31-10
 Reserved: Write '0'; ignore read

 bit 9-0
 ADD<9:0>: I<sup>2</sup>C Slave Device Address bits

 Either Master or Slave mode

24

I<sup>2</sup>C<sup>TM</sup>

### Register 24-10: I2CxADDCLR: I<sup>2</sup>C 'x' Slave Address Clear Register

Write clears selected bits in I2CxAD	D, read yields undefined value
bit 31	bit 0

### bit 31-0 Clears selected bits in I2CxADD

A write of '1' in one or more bit positions clears the corresponding bit(s) in I2CxADD register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxADDCLR = 0x00008001 will clear bits 15 and 0 in I2CxADD register.

### Register 24-11: I2CxADDSET: I<sup>2</sup>C 'x' Slave Address Set Register

Write sets selected bits in I2CxADD, read yields undefined value	
bit 31	bit 0

### bit 31-0 Sets selected bits in I2CxADD

A write of '1' in one or more bit positions sets the corresponding bit(s) in I2CxADD register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxADDSET = 0x00008001 will set bits 15 and 0 in I2CxADD register.

### Register 24-12: I2CxADDINV: I<sup>2</sup>C 'x' Slave Address Invert Register

Write inverts selected bits in I2CxADD, read yields undefined value	
bit 31	bit 0

### bit 31-0 Inverts selected bits in I2CxADD

A write of '1' in one or more bit positions inverts the corresponding bit(s) in I2CxADD register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxADDINV = 0x00008001 will invert bits 15 and 0 in I2CxADD register.

Register 24-13:	I2CXMSK:	I <sup>2</sup> C Address Ma	ask Register				
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	_	—	_	—	_	—	—
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	_	—	—	—	—
bit 23							bit 16
r-x	r-x	r-x	r-x	r-x	r-x	R/W-0	R/W-0
_	—	_		—	_	MSK<9:8>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MSK	<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit P =		P = Program	mable bit	r = Reserved	bit
U = Unimplemented bit		-n = Bit Value	at POR: ('0',	ʻ1', x = Unknov			
bit 31-10	Reserved: V	Vrite '0'; ignore r	ead				
		12C Address Mar					

### Register 24-13: 12CyMSK: 12C Address Mask Register

bit 9-0

MSK<9:0>: I<sup>2</sup>C Address Mask bits

1 = Forces a "don't care" in the particular bit position on the incoming address match sequence.

0 = Address bit position must match the incoming I<sup>2</sup>C address match sequence.

MSK<9:8> and MSK<0> are only used in  $I^2C$  10-bit mode. Note:

24

### Register 24-14: I2CxMSKCLR: I<sup>2</sup>C 'x' Address Mask Clear Register

Write clears selected bits in I2CxMSK, read yields under	fined value
bit 31	bit 0

### bit 31-0 Clears selected bits in I2CxMSK

A write of '1' in one or more bit positions clears the corresponding bit(s) in I2CxMSK register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxMSKCLR = 0x00008001 will clear bits 15 and 0 in I2CxMSK register.

### Register 24-15: I2CxMSKSET: I<sup>2</sup>C 'x' Address Mask Set Register

Write sets selected bits in I2CxMSK, read yields undefined value	
bit 31	bit 0

### bit 31-0 Sets selected bits in I2CxMSK

A write of '1' in one or more bit positions sets the corresponding bit(s) in I2CxMSK register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxMSKSET = 0x00008001 will set bits 15 and 0 in I2CxMSK register.

### Register 24-16: I2CxMSKINV: I<sup>2</sup>C 'x' Address Mask Invert Register

	Write inverts selected bits in I2CxMSK, read yields undefined value	
bit 31		bit 0

### bit 31-0 Inverts selected bits in I2CxMSK

A write of '1' in one or more bit positions inverts the corresponding bit(s) in I2CxMSK register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxMSKINV = 0x00008001 will invert bits 15 and 0 in I2CxMSK register.

Register 24-17:	: I2CXBRG: I	C Baud Rate	Generator Re	egister			
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—	_
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—	—
bit 23							bit 16
r-x	r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	—	I2CxBRG<11:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			I2CxBR	G<7:0>			
bit 7							bit (
Legend:							
R = Readable bit		W = Writable I	= Writable bit P = Programmable bit r = Reserved bit				
U = Unimpleme	ented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknow	/n)		

# Register 24-17: I2CxBRG: I<sup>2</sup>C Baud Rate Generator Register

bit 31-12Reserved: Write '0'; ignore readbit 11-0I2CxBRG<11:0>: I<sup>2</sup>C Baud Rate Generator Value bits

A divider function of the Peripheral Clock.

24

**І<sup>2</sup>С**тм

### Register 24-18: I2CxBRGCLR: I<sup>2</sup>C 'x' Baud Rate Generator Clear Register

	Write clears selected bits in I2CxBRG, read yields undefined value	
bit 31		bit 0

### bit 31-0 Clears selected bits in I2CxBRG

A write of '1' in one or more bit positions clears the corresponding bit(s) in I2CxBRG register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxBRGCLR = 0x00008001 will clear bits 15 and 0 in I2CxBRG register.

### Register 24-19: I2CxBRGSET: I<sup>2</sup>C 'x' Baud Rate Generator Set Register

Write sets selected bits in I2CxBRG, read yields undefined value	
bit 31	bit 0

### bit 31-0 Sets selected bits in I2CxBRG

A write of '1' in one or more bit positions sets the corresponding bit(s) in I2CxBRG register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxBRGSET = 0x00008001 will set bits 15 and 0 in I2CxBRG register.

### Register 24-20: I2CxBRGINV: I<sup>2</sup>C 'x' Baud Rate Generator Invert Register

	Write inverts selected bits in I2CxBRG, read yields undefined value	
bit 31		bit 0

### bit 31-0 Inverts selected bits in I2CxBRG

A write of '1' in one or more bit positions inverts the corresponding bit(s) in I2CxBRG register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxBRGINV = 0x00008001 will invert bits 15 and 0 in I2CxBRG register.

Register 24-21	I: I2CXTRN: I	C Transmit Da	ata Register				
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	_	—	—	—	—
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—			—	—		
bit 23							bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_			—	—		_
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			I2CTXDA	TA<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	P = Program	mable bit	r = Reserved	bit
U = Unimplem	ented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknow	/n)		

# Register 24-21: I2CxTRN: I<sup>2</sup>C Transmit Data Register

bit 31-8 **Reserved:** Write '0'; ignore read

bit 7-0 I2CTXDATA<7:0>: I<sup>2</sup>C Transmit Data Buffer bits

24

### Register 24-22: I2CxTRNCLR: I<sup>2</sup>C 'x' Transmit Data Clear Register

	Write clears selected bits in I2CxTRN, read yields undefined value	
bit 31		bit 0

### bit 31-0 Clears selected bits in I2CxTRN

A write of '1' in one or more bit positions clears the corresponding bit(s) in I2CxTRN register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxTRNCLR = 0x00008001 will clear bits 15 and 0 in I2CxTRN register.

### Register 24-23: I2CxTRNSET: I<sup>2</sup>C 'x' Transmit Data Set Register

Write sets selected bits in I2CxTRN, read yields undefined value	
bit 31	bit 0

### bit 31-0 Sets selected bits in I2CxTRN

A write of '1' in one or more bit positions sets the corresponding bit(s) in I2CxTRN register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxTRNSET = 0x00008001 will set bits 15 and 0 in I2CxTRN register.

### Register 24-24: I2CxTRNINV: I<sup>2</sup>C 'x' Transmit Data Invert Register

	Write inverts selected bits in I2CxTRN, read yields undefined value	
bit 31		bit 0

### bit 31-0 Inverts selected bits in I2CxTRN

A write of '1' in one or more bit positions inverts the corresponding bit(s) in I2CxTRN register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** I2CxTRNINV = 0x00008001 will invert bits 15 and 0 in I2CxTRN register.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x	
	_	—	_	—	_		_	
bit 31							bit 24	
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x	
	—	—	—	—	—		_	
bit 23							bit 16	
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x	
	_	—	—		_			
bit 15							bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			I2CRXD/	ATA<7:0>				
bit 7							bit (	
Legend:								
R = Readable	bit	W = Writable b	V = Writable bit P = Programma		mable bit	r = Reserved	eserved bit	
U = Unimpleme	ented bit	-n = Bit Value at POR: ('0', '1', x = Unknown)						

- bit 31-8 **Reserved:** Write '0'; ignore read
- bit 7-0 I2CRXDATA<7:0>: I<sup>2</sup>C Receive Data Buffer bits

24

I<sup>2</sup>C™

Register 24	4-26: IFS0: Interr	upt Flag Statu	s Register 0				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
I2C1MI	F I2C1SIF	I2C1BIF	U1TXIF	U1RXIF	U1EIF	SPI1RXIF	SPI1TXIF
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPI1EII	F OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT3IF		IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF
bit 15					002		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	RW-0	RW-0	RW-0
INT1IF	OC1IF	IC1IF	T1IF	INTOIF	CS1IF	CS0IF	CTIF
bit 7						<u> </u>	bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	P = Program	mable bit	r = Reserved	bit
U = Unimp	plemented bit	-n = Bit Value	at POR: ('0', '1	', x = Unknow	vn)		
bit 31		Master Interrup	-	bit			
		request has oc upt request has					
bit 30		Slave Interrupt					
		request has oc	•				
		upt request has					
bit 29	<b>I2C1BIF</b> : I <sup>2</sup> C	Bus Collision Ir	nterrupt Flag St	atus bit			
		request has oc					
		upt request has					
Note 1:	Shaded bit names $I^2C^{TM}$ .	in this Interrupt	t register contro	ol other PIC32	MX peripherals	s and are not re	elated to the

### Register 24-26: IFS0: Interrupt Flag Status Register 0<sup>(1)</sup>

Register 24-27:	IEC0: Interr	upt Enable Co	ntrol Registe	r <b>0</b> <sup>(1)</sup>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	SPI1RXIE	SPI1TXIE
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT1IE	OC1IE	IC1IE	T1IE	INTOIE	CS1IE	CS0IE	CTIE
bit 7							bit 0
Legend:							
R = Readable b		W = Writable		P = Programmable bit		r = Reserved	bit
U = Unimpleme	nted bit	-n = Bit Value	at POR: ('0', '	1', x = Unknow	n)		
	0						
		Master Interrup	ot Enable Cont	rol bit			
	1 = Interrupt						
	0 = Interrupt						
		Slave Interrupt	Enable Contro	bit			
	1 = Interrupt 0 = Interrupt						
hit 20	•	Bus Collision Ir	storrupt Epoble	Control hit			
			iterrupt Enable				
	1 = Interrupt 0 = Interrupt						
			• .				

Register 24-27: IEC0: Interrupt Enable Control Register 0<sup>(1)</sup>

**Note 1:** Shaded bit names in this Interrupt register control other PIC32MX peripherals and are not related to the  $l^2C^{TM}$ .

24

I<sup>E</sup>C<sub>IW</sub>

legister 24-2	28: IPC6: Inter	rrupt Priority C	ontrol Regist	er 6 <sup>(1)</sup>			
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—		AD1IP<2:0>		AD1IS	S<1:0>
bit 31							bit 2
r-x	ſ-X	ſ-X	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_		CNIP<2:0>		CNIS	<1:0>
bit 23						L.	bit 1
r-x	ſ-X	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				I2C1IP<2:0>			S<1:0>
bit 15							bit
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			10000	U1IP<2:0>	1444.0		<1:0>
bit 7				0111 (2.0)		0110	bit
R = Readabl U = Unimple		W = Writable -n = Bit Value		P = Programn '1', x = Unknow		r = Reserved	Sit.
· · ·					,		
bit 12-10		I <sup>2</sup> C 1 Interrup	•				
		rupt Priority is 7 rupt Priority is 6					
		rupt Priority is 5					
		rupt Priority is 4					
		rupt Priority is 3 rupt Priority is 2					
		rupt Priority is 2					
		rupt is disabled.					
bit 9-8	I2C1IS<1:0>	-: I <sup>2</sup> C 1 Subprio	rity bits				
		pt Subpriority is					
		pt Subpriority is					
		pt Subpriority is pt Subpriority is					
Note 1: SI				rol other PIC32	MX peripherals	and are not re	lated to the

# Register 24-28: IPC6: Interrupt Priority Control Register 6<sup>(1)</sup>

r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RTCCIP<2:0>		RTCCI	S<1:0>
t 31							bit 24
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				FCSMIP<2:0>		FCSMI	
it 23							bit 16
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—		I2C2IP<2:0>		12C2IS	3<1:0>
pit 15						L	bit 8
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			1	U2IP<2:0>	INTE C	U2IS	
oit 7				UL.			bit 0
egend:	→ bit	W = Writable b		P = Programm	nable bit	r = Reserved	bit
L <b>egend:</b> R = Readable				P = Programm '1', x = Unknowr		r = Reserved	bit
<b>_egend:</b> R = Readable J = Unimplem	mented bit	-n = Bit Value a	at POR: ('0', '	•		r = Reserved	bit
<b>.egend:</b> R = Readable J = Unimplem	nented bit I2C2IP<2:0>:	-n = Bit Value a : I <sup>2</sup> C 2 Interrupt	at POR: ('0', '	•		r = Reserved	bit
<b>_egend:</b> R = Readable J = Unimplem	I2C2IP<2:0>: 111 = Interr 110 = Interr	-n = Bit Value a : I <sup>2</sup> C 2 Interrupt rupt Priority is 7 rupt Priority is 6	at POR: ('0', '	•		r = Reserved	bit
L <b>egend:</b> R = Readable J = Unimplem	I2C2IP<2:0>:           111 =         Interr           110 =         Interr           101 =         Interr           101 =         Interr	-n = Bit Value a : I <sup>2</sup> C 2 Interrupt rupt Priority is 7 rupt Priority is 6 rupt Priority is 5	at POR: ('0', '	•		r = Reserved	bit
L <b>egend:</b> R = Readable U = Unimplem	I2C2IP<2:0>:           111 =         Interr           100 =         Interr           101 =         Interr           100 =         Interr           100 =         Interr	-n = Bit Value a : I <sup>2</sup> C 2 Interrupt rupt Priority is 7 rupt Priority is 6 rupt Priority is 5 rupt Priority is 4	at POR: ('0', '	•		r = Reserved	bit
Legend: R = Readable U = Unimplem bit 12-10	I2C2IP<2:0>:           111 =         Interr           100 =         Interr           101 =         Interr	-n = Bit Value a : I <sup>2</sup> C 2 Interrupt rupt Priority is 7 rupt Priority is 6 rupt Priority is 5	at POR: ('0', '	•		r = Reserved	bit
<b>Legend:</b> R = Readable U = Unimplem	I2C2IP<2:0>:           111 =         Interr           100 =         Interr           100 =         Interr           101 =         Interr           100 =         Interr           101 =         Interr           100 =         Interr           011 =         Interr           010 =         Interr           010 =         Interr           010 =         Interr           001 =         Interr	-n = Bit Value a : I <sup>2</sup> C 2 Interrupt rupt Priority is 7 rupt Priority is 6 rupt Priority is 5 rupt Priority is 4 rupt Priority is 3 rupt Priority is 2 rupt Priority is 1	at POR: ('0', '	•		r = Reserved	bit
Legend: R = Readable U = Unimplem bit 12-10	I2C2IP<2:0>:           111 =         Interr           100 =         Interr           101 =         Interr           100 =         Interr           100 =         Interr           010 =         Interr           010 =         Interr           010 =         Interr           010 =         Interr           000 =         Interr           000 =         Interr	-n = Bit Value a : I <sup>2</sup> C 2 Interrupt rupt Priority is 7 rupt Priority is 6 rupt Priority is 5 rupt Priority is 3 rupt Priority is 2 rupt Priority is 1 rupt is disabled	at POR: ('0', '	•		r = Reserved	bit
<b>Legend:</b> R = Readable U = Unimplem	I2C2IP<2:0>:           111 =         Interr           100 =         Interr           101 =         Interr           100 =         Interr           010 =         Interr           010 =         Interr           010 =         Interr           000 =         Interr           000 =         Interr           12C2IS<1:0>:	-n = Bit Value a : $I^2C$ 2 Interrupt rupt Priority is 7 rupt Priority is 6 rupt Priority is 5 rupt Priority is 4 rupt Priority is 3 rupt Priority is 2 rupt Priority is 1 rupt is disabled : $I^2C$ 2 Subpriority	at POR: ('0', ' Priority bits ity bits	•		r = Reserved	bit
Legend: R = Readable U = Unimplem bit 12-10	I2C2IP<2:0>:         111 =         Interr         100 =         Interr         100 =         Interr         010 =         Interr         010 =         Interr         010 =         Interr         000 =         Interr         I2C2IS<1:0>:         11 =         Interrup	-n = Bit Value a : $I^2C$ 2 Interrupt rupt Priority is 7 rupt Priority is 6 rupt Priority is 5 rupt Priority is 3 rupt Priority is 3 rupt Priority is 1 rupt is disabled : $I^2C$ 2 Subpriority pt Subpriority is 3	at POR: ('0', ' Priority bits ity bits 3	•		r = Reserved	bit
L <b>egend:</b> R = Readable J = Unimplem bit 12-10	I2C2IP<2:0>:         111 =         Interr         100 =         Interr         101 =         Interr         100 =         Interr         010 =         Interr         010 =         Interr         000 =         Interr         000 =         Interrup         11 =         Interrup         10 =         Interrup         10 =         Interrup         10 =         Interrup         10 =         Interrup	-n = Bit Value a : I <sup>2</sup> C 2 Interrupt rupt Priority is 7 rupt Priority is 6 rupt Priority is 5 rupt Priority is 3 rupt Priority is 3 rupt Priority is 1 rupt is disabled : I <sup>2</sup> C 2 Subpriority pt Subpriority is 2 pt Subpriority is 2	at POR: ('0', ' Priority bits ity bits 3 2	•		r = Reserved	bit
<b>_egend:</b> R = Readable J = Unimplem	I2C2IP<2:0>:         111 =         Interr         100 =         Interr         100 =         Interr         101 =         Interr         100 =         Interr         010 =         Interr         010 =         Interr         000 =         Interrup         10 =         Interrup         00 =         Interrup         01 =         Interrup	-n = Bit Value a : $I^2C$ 2 Interrupt rupt Priority is 7 rupt Priority is 6 rupt Priority is 5 rupt Priority is 3 rupt Priority is 3 rupt Priority is 1 rupt is disabled : $I^2C$ 2 Subpriority pt Subpriority is 3	at POR: ('0', ' Priority bits ity bits 3 2 1	•		r = Reserved	bit

24

**І<sup>2</sup>С**™

# 24.3 I<sup>2</sup>C<sup>™</sup> BUS CHARACTERISTICS

The I<sup>2</sup>C bus is a two-wire serial interface. Figure 24-2 shows a schematic of an I<sup>2</sup>C connection between a PIC32MX device and a 24LC256 I<sup>2</sup>C serial EEPROM, which is a typical example for any I<sup>2</sup>C interface.

The interface employs a comprehensive protocol to ensure reliable transmission and reception of data. When communicating, one device is the "master" which initiates transfer on the bus and generates the clock signals to permit that transfer, while the other device(s) acts as the "slave" responding to the transfer. The clock line, SCLx, is output from the master and input to the slave, although occasionally the slave drives the SCLx line. The data line, SDAx, may be output and input from both the master and slave.

Because the SDAx and SCLx lines are bidirectional, the output stages of the devices driving the SDAx and SCLx lines must have an open drain in order to perform the wired AND function of the bus. External pull-up resistors are used to ensure a high level when no device is pulling the line down.

In the I<sup>2</sup>C interface protocol, each device has an address. When a master wishes to initiate a data transfer, it first transmits the address of the device that it wishes to "talk" to. All devices "listen" to see if this is their address. Within this address, bit 0 specifies if the master wishes to read from or write to the slave device. The master and slave are always in opposite modes of operation (transmitter/receiver) during a data transfer. That is, they can be thought of as operating in either of the following two relations:


- Master-Transmitter and Slave-Receiver
- Slave-Transmitter and Master-Receiver

In both cases, the master originates the SCLx clock signal.

The following modes and features specified in the V2.1 I<sup>2</sup>C specifications are not supported:

- HS mode and switching between F/S modes and HS mode
- Start Byte
- · CBUS Compatibility
- 2nd byte of General Call Address

### Figure 24-2: Typical I<sup>2</sup>C Interconnection Block Diagram



### 24.3.1 Bus Protocol

The following I<sup>2</sup>C bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the SCLx clock line is high. Changes in the data line while the SCLx clock line is high will be interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been defined and are shown in Figure 24-3.

### 24.3.1.1 Start Data Transfer (S)

After a bus Idle state, a high-to-low transition of the SDAx line while the clock (SCLx) is high determines a Start condition. All data transfers must be preceded by a Start condition.

### 24.3.1.2 Stop Data Transfer (P)

A low-to-high transition of the SDAx line while the clock (SCLx) is high determines a Stop condition. All data transfers must end with a Stop condition.

### 24.3.1.3 Repeated Start (R)

After a wait state, a high-to-low transition of the SDAx line while the clock (SCLx) is high determines a Repeated Start condition. Repeated Starts allow a master to change bus direction of addressed slave device without relinquishing control of the bus.

### 24.3.1.4 Data Valid (D)

The state of the SDAx line represents valid data when, after a Start condition, the SDAx line is stable for the duration of the high period of the clock signal. There is one bit of data per SCLx clock.

### 24.3.1.5 Acknowledge (A) or Not Acknowledge (N)


All data byte transmissions must be Acknowledged ( $\overline{ACK}$ ) or Not Acknowledged (NACK) by the receiver. The receiver will pull the SDAx line low for an ACK or release the SDAx line for a NACK. The Acknowledge is a one-bit period using one SCLx clock.

### 24.3.1.6 Wait/Data Invalid (Q)

The data on the line must be changed during the low period of the clock signal. Devices may also stretch the clock low time by asserting a low on the SCLx line, causing a wait on the bus.

### 24.3.1.7 Bus Idle (I)

Both data and clock lines remain high at those times after a Stop condition and before a Start condition.







### 24.3.2 Message Protocol

A typical I<sup>2</sup>C message is shown in Figure 24-4. In this example, the message will read a specified byte from a 24LC256 I<sup>2</sup>C serial EEPROM. The PIC32MX device will act as the master and the 24LC256 device will act as the slave.

Figure 24-4 indicates the data as driven by the master device and the data as driven by the slave device, taking into account that the combined SDAx line is a wired AND of the master and slave data. The master device controls and sequences the protocol. The slave device will only drive the bus at specifically determined times.





### 24.3.2.1 Start Message

Each message is initiated with a "Start" condition and terminated with a "Stop" condition. The number of data bytes transferred between the Start and Stop conditions is determined by the master device. As defined by the system protocol, the bytes of the message may have special meaning, such as "device address byte" or "data byte".

### 24.3.2.2 Address Slave

In Figure 24-4, the first byte is the device address byte, that must be the first part of any  $I^2C$  message. It contains a device address and a R/W bit. For additional information on address byte formats, refer to **Appendix A** (check the Microchip web site, www.microchip.com, for availability). Note that R/W = 0 for this first address byte, indicating that the master will be a transmitter and the slave will be a receiver.

### 24.3.2.3 Slave Acknowledge

The receiving device is obliged to generate an Acknowledge signal, ACK, after the reception of each byte. The master device must generate an extra SCLx clock which is associated with this Acknowledge bit.

### 24.3.2.4 Master Transmit

The next two bytes, sent by the master to the slave, are data bytes containing the location of the requested EEPROM data byte. The slave must Acknowledge each of the data bytes.

### 24.3.2.5 Repeated Start

At this point, the slave EEPROM has the address information necessary to return the requested data byte to the master. However, the R/W bit from the first device address byte specified master transmission and slave reception. The bus must be turned in the other direction for the slave to send data to the master.

To perform this function without ending the message, the master sends a "Repeated Start". The Repeated Start is followed with a device address byte containing the same device address as before and with the R/W = 1 to indicate slave transmission and master reception.

#### 24.3.2.6 Slave Reply

Now the slave transmits the data byte by driving the SDAx line, while the master continues to originate clocks but releases its SDAx drive.

### 24.3.2.7 Master Acknowledge

During reads, a master must terminate data requests to the slave by Not Acknowledging (generating a "NACK") on the last byte of the message. Data is acked for each byte, except for the last byte.

### 24.3.2.8 Stop Message

The master sends a Stop to terminate the message and return the bus to an Idle state.

# 24.4 ENABLING I<sup>2</sup>C<sup>™</sup> OPERATION

The module is enabled by setting the ON (I2CxCON<15>) bit.

The I<sup>2</sup>C module fully implements all master and slave functions. When the module is enabled, the master and slave functions are active simultaneously and will respond according to the software or bus events.

When initially enabled, the module will release the SDAx and SCLx pins, putting the bus into the Idle state. The master functions will remain in the Idle state unless software sets a control bit to initiate a master event. The slave functions will begin to monitor the bus. If the slave logic detects a Start event and a valid address on the bus, the slave logic will begin a slave transaction.

# 24.4.1 Enabling I<sup>2</sup>C I/O

Two pins are used for bus operation. These are the SCLx pin, which is the clock, and the SDAx pin, which is the data. When the module is enabled, assuming no other module with higher priority has control, the module will assume control of the SDAx and SCLx pins. The module software need not be concerned with the state of the port I/O of the pins, the module overrides, the port state and direction. At initialization, the pins are tri-state (released).

# 24.4.2 I<sup>2</sup>C Interrupts

The I<sup>2</sup>C module generates three interrupt signals: slave interrupt (I2CxSIF), master interrupt (I2CxMIF) and bus collision interrupt (I2CxBIF). The slave interrupt, master interrupt and bus collision interrupt signals are pulsed high for at least one PBCLK on the falling edge of the 9th clock pulse of the SCL clock. These interrupts will set the corresponding interrupt flag bit and will interrupt the CPU if the corresponding interrupt enable bit is set and the corresponding interrupt priority is high enough.

Master mode operations that generate a master interrupt (I2CxMIF) are as follows:

- 1. Start Condition
  - 1 BRG (Baud Rate Generator) time after falling edge of SDA
- Repeated Start Sequence
   1 BRG time after falling edge of SDA
- 3. Stop Condition
   1 BRG time after the rising edge of SDA
- 4. Data transfer byte received
   8th falling edge of SCL
  (After receiving eight bits of data from slave)
- During SEND ACK sequence
   9th falling edge of SCL (After sending ACK or NACK to slave)
- Data transfer byte transmitted

   9th falling edge of SCL (Regardless of receiving ACK from slave)
- During a slave-detected Stop
   When slave sets P bit

Slave mode operations that generate a slave interrupt (I2CxSIF) are as follows:

- Detection of a valid device address (including general call)

   9th falling edge of SCL (After sending ACK to master. Address must match unless STRICT = 1 or GCEN = 1)
- Reception of data

   9th falling edge of SCL (After sending the ACK to master)
- Request to transmit data

   9th falling edge of SCL (Regardless of receiving ACK from master)

Bus Collision events that generate an interrupt (I2CxBIF) are as follows:

- 1. During Start sequence
  - SDA sampled before start condition
- During Start sequence
   SCL = 0 before SDA = 0
- 3. During Start sequence
   SDA = 0 before BRG time out
- 4. During a Repeated Start sequence
   If SDA is sampled 0 when SCL goes high
- During a Repeated Start sequence
- If SCL goes low before SDA goes lowDuring a Stop sequence
  - If SDA is sampled low after allowing it to float
- During a Stop sequence
   If SCL goes low before SDA goes high

# 24.4.3 I<sup>2</sup>C Transmit and Receive Registers

I2CxTRN is the register to which transmit data is written. This register is used when the module operates as a master transmitting data to the slave, or as a slave sending reply data to the master. As the message progresses, the I2CxTRN register shifts out the individual bits. As a result, the I2CxTRN may not be written to unless the bus is Idle.

Data being received by either the master or the slave is shifted into a non-accessible shift register, I2CxRSR. When a complete byte is received, the byte transfers to the I2CxRCV register. In receive operations, the I2CxRSR and I2CxRCV create a double-buffered receiver. This allows reception of the next byte to begin before the current byte of received data is read.

If the module receives another complete byte before the software reads the previous byte from the I2CxRCV register, a receiver overflow occurs and sets the I2COV bit (I2CxSTAT<6>). The byte in the I2CxRSR is lost.

The I2CxADD register holds the slave device address. In 10-Bit Addressing mode, all bits are relevant. In 7-Bit Addressing mode, only I2CxADD<6:0> are relevant. The A10M bit (I2CxCON<10>) specifies the expected mode of the slave address. By using the I2CxMSK register with the I2CxADD register in either Slave Addressing mode, one or more bit positions can be removed from exact address matching, allowing the module in Slave mode to respond to multiple addresses.

# 24.4.4 I<sup>2</sup>C Baud Rate Generator

The Baud Rate Generator used for I<sup>2</sup>C Master mode operation is used to set the SCL clock frequency for 100 kHz, 400 kHz and 1 MHz. The Baud Rate Generator re-load value is contained in the I2CxBRG register. The Baud Rate Generator will automatically begin counting on a write to the I2CxTRN. Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK) the internal clock will automatically stop counting and the SCL pin will remain in its last state.

# 24.4.5 Baud Rate Generator in I<sup>2</sup>C Master Mode

In I<sup>2</sup>C Master mode, the reload value for the BRG is located in the I2CxBRG register. When the BRG is loaded with this value, the BRG counts down to zero and stops until another reload has taken place. In I<sup>2</sup>C Master mode, the BRG is not reloaded automatically. If Clock Arbitration is taking place, for instance, the BRG will be reloaded when the SCL pin is sampled high (see Figure 24-6). Table 24-1 shows device frequency vs. I2CxBRG setting for standard baud rates.

Note:	I2CxBRG values of 0x0 and 0x1 are expressly forbidden. The user should never
	program the I2CxBRG with a value of 0x0 or 0x1, as indeterminate results may
	occur.

To compute the Baud Rate Generator reload value, use the following equation:


### Equation 24-1: Baud Rate Generator Reload Value Calculation

FSCK = (	(PBCLK) / ((I2CxBRG+2) * 2)	
I2CBRG	= (PBCLK / (2 *FSCK)) - 2	


### Table 24-1: I<sup>2</sup>C Clock Rate w/BRG

PBCLK	I2CxBRG	Approx. Fsck (2 roll-overs of BRG)
50 MHz	0x03C	400 kHz
50 MHz	0x0F8	100 kHz
40 MHz	0x030	400 kHz
40 MHz	0x0C6	100 kHz
30 MHz	0x023	400 kHz
30 MHz	0x094	100 kHz
20 MHz	0x017	400 kHz
20 MHz	0x062	100 kHz
10 MHz	A00x0	400 kHz
10 MHz	0x030	100 kHz

### Figure 24-5: Baud Rate Generator Block Diagram



### Figure 24-6: Baud Rate Generator Timing With Clock Arbitration



### 24.5 COMMUNICATING AS A MASTER IN A SINGLE MASTER ENVIRONMENT

The I<sup>2</sup>C module's typical operation in a system is using the I<sup>2</sup>C to communicate with an I<sup>2</sup>C peripheral, such as an I<sup>2</sup>C serial memory. In an I<sup>2</sup>C system, the master controls the sequence of all data communication on the bus. In this example, the PIC32MX and its I<sup>2</sup>C module have the role of the single master in the system. As the single master, it is responsible for generating the SCLx clock and controlling the message protocol.


In the I<sup>2</sup>C module, the module controls individual portions of the I<sup>2</sup>C message protocol; however, sequencing of the components of the protocol to construct a complete message is a software task.

For example, a typical operation in a single master environment may be to read a byte from an  $I^2C$  serial EEPROM. This example message is depicted in Figure 24-7.

To accomplish this message, the software will sequence through the following steps.

- 1. Turn on the module by setting ON bit (I2CxCON<15>) to '1'.
- 1. Assert a Start condition on SDAx and SCLx.
- 2. Send the I<sup>2</sup>C device address byte to the slave with a write indication.
- 3. Wait for and verify an Acknowledge from the slave.
- 4. Send the serial memory address high byte to the slave.
- 5. Wait for and verify an Acknowledge from the slave.
- 6. Send the serial memory address low byte to the slave.
- 7. Wait for and verify an Acknowledge from the slave.
- 8. Assert a Repeated Start condition on SDAx and SCLx.
- 9. Send the device address byte to the slave with a read indication.
- 10. Wait for and verify an Acknowledge from the slave.
- 11. Enable master reception to receive serial memory data.
- 12. Generate an ACK or NACK condition at the end of a received byte of data.
- 13. Generate a Stop condition on SDAx and SCLx.

### Figure 24-7: Typical I<sup>2</sup>C Message: Read of Serial EEPROM (Random Address Mode)



The I<sup>2</sup>C module supports Master mode communication with the inclusion of Start and Stop generators, data byte transmission, data byte reception, an Acknowledge generator and a Baud Rate Generator. Generally, the software will write to a control register to start a particular step, then wait for an interrupt or poll status to wait for completion.

Subsequent sections detail each of these operations.

**Note:** The I<sup>2</sup>C module does not allow queueing of events. For instance, the software is not allowed to initiate a Start condition and then immediately write the I2CxTRN register to initiate transmission before the Start condition is complete. In this case, the I2CxTRN will not be written to and the IWCOL bit will be set, indicating that this write to the I2CxTRN did not occur.

24

### 24.5.1 Generating Start Bus Event

To initiate a Start event, the software sets the Start Enable bit, SEN (I2CxCON<0>). Prior to setting the Start bit, the software can check the P Status bit (I2CxSTAT<4>) to ensure that the bus is in an Idle state.

Figure 24-8 shows the timing of the Start condition.


- Slave logic detects the Start condition, sets the S bit (I2CxSTAT<3>) and clears the P bit (I2CxSTAT<4>).
- The SEN bit is automatically cleared at completion of the Start condition.
- I2CxMIF interrupt is generated at completion of the Start condition.
- After the Start condition, the SDAx line and SCLx line are left low (Q state).

### 24.5.1.1 IWCOL Status Flag

If the software writes the I2CxTRN when a Start sequence is in progress, then IWCOL is set and the contents of the transmit buffer are unchanged (the write doesn't occur).

**Note:** Because queueing of events is not allowed, writing to the lower 5 bits of I2CxCON is disabled until the Start condition is complete.





### 24.5.2 Sending Data to a Slave Device

Figure 24-9 shows the timing diagram of master to slave transmission. Transmission of a data byte, a 7-bit device address byte or the second byte of a 10-bit address is accomplished by simply writing the appropriate value to the I2CxTRN register. Loading this register will start the following process:

- The software loads the I2CxTRN with the data byte to transmit.
- Writing I2CxTRN sets the buffer full flag bit, TBF (I2CxSTAT<0>).
- The data byte is shifted out the SDAx pin until all 8 bits are transmitted. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx.
- On the ninth SCLx clock, the module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit (I2CxSTAT<15>).
- The module generates the I2CxMIF interrupt at the end of the ninth SCLx clock cycle.

Note that the module does not generate or validate the data bytes. The contents and usage of the bytes are dependent on the state of the message protocol maintained by the software.

### 24.5.2.1 Sending a 7-Bit Address to the Slave

Sending a 7-bit device address involves sending one <u>byte</u> to the slave. A 7-bit address byte must contain the 7 bits of the  $I^2C$  device address and a R/W bit that defines if the message will be a write to the slave (master transmission and slave reception) or a read from the slave (slave transmission and master reception).

### 24.5.2.2 Sending a 10-Bit Address to the Slave

Sending a 10-bit device address involves sending 2 bytes to the slave. The first byte contains 5 bits of the I<sup>2</sup>C device address reserved for 10-Bit Addressing modes and 2 bits of the 10-bit address. Because the next byte, which contains the remaining 8 bits of the 10-bit address, must be received by the slave, the R/W bit in the first byte must be '0', indicating master transmission and slave reception. If the message data is also directed toward the slave, the master can continue sending the data. However, if the master expects a reply from the slave, a Repeated Start sequence with the R/W bit at '1' will change the R/W state of the message to a read of the slave.

### 24.5.2.3 Receiving Acknowledge From the Slave

On the falling edge of the eighth SCLx clock, the TBF bit is cleared and the master will deassert the SDAx pin, allowing the slave to respond with an Acknowledge. The master will then generate a ninth SCLx clock.

This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurs or data was received properly. A slave sends an Acknowledge when it has recognized its device address (including a general call) or when the slave has properly received its data.

The status of ACK is written into the Acknowledge Status bit, ACKSTAT (I2CxSTAT<15>), on the falling edge of the ninth SCLx clock. After the ninth SCLx clock, the module generates the I2CxMIF interrupt and enters an Idle state until the next data byte is loaded into I2CxTRN.

### 24.5.2.4 ACKSTAT Status Flag

The ACKSTAT bit (I2CxSTAT<15>) is updated in both Master and Slave modes on the 9th SCL clock irrespective of Transmit or Receive modes. ACKSTAT is cleared when acknowledged  $(\overline{ACK} = 0 \text{ i.e.}, \text{SDA} \text{ is } 0 \text{ on the 9th clock pulse})$ , and is set when not acknowledged  $(\overline{ACK} = 1, \text{ i.e.}, \text{SDA} \text{ is } 1 \text{ on the 9th clock pulse})$  by the peer.

### 24.5.2.5 TBF Status Flag

When transmitting, the TBF bit (I2CxSTAT<0>) is set when the CPU writes to I2CXTRN and is cleared when all 8 bits are shifted out.

### 24.5.2.6 IWCOL Status Flag

If the software writes the I2CxTRN when a transmit is already in progress (i.e., the module is still shifting out a data byte), then IWCOL is set and the contents of the buffer are unchanged (the write doesn't occur). IWCOL must be cleared in software.

**Note:** Because queueing of events is not allowed, writing to the lower 5 bits of I2CxCON is disabled until the transmit condition is complete.




Figure 24-9: Master Transmission Timing Diagram

## 24.5.3 Receiving Data from a Slave Device

Figure 24-10 shows the timing diagram of master reception. The master can receive data from a slave device after the master has transmitted the slave address with an R/W bit value of '1'. This is enabled by setting the Receive Enable bit, RCEN (I2CxCON<3>). The master logic begins to generate clocks, and before each falling edge of the SCLx, the SDAx line is sampled and data is shifted into the I2CxRSR.

**Note:** The lower 5 bits of I2CxCON must be '0' before attempting to set the RCEN bit. This ensures the master logic is inactive.

After the falling edge of the eighth SCLx clock, the following events occur:

- The RCEN bit is automatically cleared.
- The contents of the I2CxRSR transfer into the I2CxRCV.
- The RBF flag bit is set.
- The module generates the I2CxMIF interrupt.

When the CPU reads the buffer, the RBF flag bit is automatically cleared. The software can process the data and then do an Acknowledge sequence.

#### 24.5.3.1 RBF Status Flag

When receiving data, the RBF bit is set when a device address or data byte is loaded into I2CxRCV from I2CxRSR. It is cleared when software reads the I2CxRCV register.

#### 24.5.3.2 I2COV Status Flag


If another byte is received in the I2CxRSR while the RBF bit remains set and the previous byte remains in the I2CxRCV register, the I2COV bit is set and the data in the I2CxRSR is lost.

Leaving I2COV set does not inhibit further reception. If RBF is cleared by reading the I2CxRCV and the I2CxRSR receives another byte, that byte will be transferred to the I2CxRCV.

#### 24.5.3.3 IWCOL Status Flag

If the software writes the I2CxTRN when a receive is already in progress (i.e., I2CxRSR is still shifting in a data byte), then the IWCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

**Note:** Since queueing of events is not allowed, writing to the lower 5 bits of I2CxCON is disabled until the data reception condition is complete.



#### Figure 24-10: Master Reception Timing Diagram

## 24.5.4 Acknowledge Generation

Setting the Acknowledge Enable bit, ACKEN (I2CxCON<4>), enables generation of a master Acknowledge sequence.

**Note:** The lower 5 bits of I2CxCON must be '0' (master logic inactive) before attempting to set the ACKEN bit.

Figure 24-11 shows an ACK sequence and Figure 24-12 shows a NACK sequence. The Acknowledge Data bit, ACKDT (I2CxCON<5>), specifies ACK or NACK.


After two baud periods, the ACKEN bit is automatically cleared and the module generates the I2CxMIF interrupt.

#### 24.5.4.1 IWCOL Status Flag


If the software writes the I2CxTRN when an Acknowledge sequence is in progress, then IWCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

**Note:** Because queueing of events is not allowed, writing to the lower 5 bits of I2CxCON is disabled until the Acknowledge condition is complete.

#### Figure 24-11: Master Acknowledge (ACK) Timing Diagram



#### Figure 24-12: Master Not Acknowledge (NACK) Timing Diagram



## 24.5.5 Generating Stop Bus Event

Setting the Stop Enable bit, PEN (I2CxCON<2>), enables generation of a master Stop sequence.

**Note:** The lower 5 bits of I2CxCON must be '0' (master logic inactive) before attempting to set the PEN bit.

When the PEN bit is set, the master generates the Stop sequence as shown in Figure 24-13.


- The slave detects the Stop condition, sets the P bit (I2CxSTAT<4>) and clears the S bit (I2CxSTAT<3>).
- The PEN bit is automatically cleared.
- The module generates the I2CxMIF interrupt.

#### 24.5.5.1 IWCOL Status Flag

If the software writes the I2CxTRN when a Stop sequence is in progress, then the IWCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

**Note:** Because queueing of events is not allowed, writing to the lower 5 bits of I2CxCON is disabled until the Stop condition is complete.





## 24.5.6 Generating Repeated Start Bus Event

Setting the Repeated Start Enable bit, RSEN (I2CxCON<1>), enables generation of a master Repeated Start sequence (see Figure 24-14).

**Note:** The lower 5 bits of I2CxCON must be '0' (master logic inactive) before attempting to set the RSEN bit.

To generate a Repeated Start condition, software sets the RSEN bit (I2CxCON<1>). The module asserts the SCLx pin low. When the module samples the SCLx pin low, the module releases the SDAx pin for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out and the module samples SDAx high, the module deasserts the SCLx pin. When the module samples the SCLx pin high, the Baud Rate Generator reloads and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin low for one TBRG while SCLx is high.

The following is the Repeated Start sequence:

- The slave detects the Start condition, sets the S bit (I2CxSTAT<3>) and clears the P bit (I2CxSTAT<4>).
- The RSEN bit is automatically cleared.
- The module generates the I2CxMIF interrupt.


#### 24.5.6.1 IWCOL Status Flag

If the software writes the I2CxTRN when a Repeated Start sequence is in progress, then IWCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

**Note:** Because queueing of events is not allowed, writing of the lower 5 bits of I2CxCON is disabled until the Repeated Start condition is complete.

#### Figure 24-14: Master Repeated Start Timing Diagram

© 2008 Microchip Technology Inc.



24

## 24.5.7 Building Complete Master Messages

As described at the beginning of **Section 24.5** "**Communicating as a Master in a Single Master Environment**", the software is responsible for constructing messages with the correct message protocol. The module controls individual portions of the  $I^2C$  message protocol; however, sequencing of the components of the protocol to construct a complete message is a software task.

The software can use polling or interrupt methods while using the module. The examples shown use interrupts.

The software can use the SEN, RSEN, PEN, RCEN and ACKEN bits (Least Significant 5 bits of the I2CxCON register) and the TRSTAT bit as "state" flags when progressing through a message. For example, Table 24-2 shows some example state numbers associated with bus states.

	acter meeeuger ret		-
Example State Number	I2CxCON<4:0>	TRSTAT (I2CxSTAT<14>)	State
0	00000	0	Bus Idle or Wait
1	00001	N/A	Sending Start Event
2	00000	1	Master Transmitting
3	00010	N/A	Sending Repeated Start Event
4	00100	N/A	Sending Stop Event
5	01000	N/A	Master Reception
6	10000	N/A	Master Acknowledgement

Table 24-2: Master Message Protocol States

**Note:** Example state numbers are for reference only. User software may assign state numbers as desired.

The software will begin a message by issuing a START command. The software will record the state number corresponding to the Start.

As each event completes and generates an interrupt, the interrupt handler may check the state number. So, for a Start state, the interrupt handler will confirm execution of the Start sequence and then start a master transmission event to send the I<sup>2</sup>C device address, changing the state number to correspond to the master transmission.


On the next interrupt, the interrupt handler will again check the state, determining that a master transmission just completed. The interrupt handler will confirm successful transmission of the data, then move on to the next event, depending on the contents of the message. In this manner, on each interrupt, the interrupt handler will progress through the message protocol until the complete message is sent.

Figure 24-15 provides a more detailed examination of the same message sequence shown in Figure 24-7. Figure 24-16 shows some simple examples of messages using 7-bit addressing format. Figure 24-17 shows an example of a 10-bit addressing format message sending data to a slave. Figure 24-18 shows an example of a 10-bit addressing format message receiving data from a slave.

SEN 1 1 1 1 . . 1 1 RSEN 1 1 . . 1 1 1 1 1 1 1 . 1 . RCEN 1 1 . 1 1 . . 1 1 1 1 1 1 ÷. ACKEN 1 1 1 1 1 1 1 . . . . 1 1 1 ACKDT 1 1 1 PEN SCLx 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 4 5 6 7 8 3 4 5 6 7 8 9 9 (Master) 3 SDAx (Master) A11 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 A2 A1 A0 W Ν SCLx (Slave) . . . 1 1 1 1 1 SDAx A (Slave) Ā 3 D2 D1 D0 . 1 1 . I2CxTRN TBF 1 1 1.1 1 1 1 1 1 I2CxRCV . 1 1 RBF 1 1 1 1 1 1 1 1 1 1 1 1 ACKSTAT I2CxMIF cleared by user software. I2CxMIF п 1 1 1 Ξı 1 ġ ġ Ż Ż Ó 6 6 8 Ò (6) Writing the I2CxTRN register starts a master transmission. The data is a re-send of the serial EEPROM device address byte, but with R/W bit set, indicating a read. ① Setting the SEN bit starts a Start event. ② Writing the I2CxTRN register starts a master transmission. The data is the serial EEPROM device address byte, with R/W clear, indicating a write. (7) Setting the RCEN bit starts a master reception. On interrupt, the software reads the I2CxRCV register, which clears the RBF flag. ③ Writing the I2CxTRN register starts a master transmission. The data is the first (8) Setting the ACKEN bit starts an Acknowledge event. ACKDT = 0 to send NACK. byte of the EEPROM data address. Writing the I2CxTRN register starts a master transmission. The data is the second byte of the EEPROM data address. (9) Setting the PEN bit starts a master Stop event.




5 Setting the RSEN bit starts a Repeated Start event.



PIC32MX Family Reference Manual

#### Figure 24-17: Master Message (10-Bit Transmission)





#### Figure 24-18: Master Message (10-Bit Reception) : : : 1 1 1 SEN 1 1 1 . . . . 1 1 ÷. 1 1 . . . 1 1 1 RSEN . . . 1 1 ÷. 1 1 . . . 1 1 1 1 1 1 1 1 1 1 1 1 RCEN . . . . . 1 1 1 1 . . 1 1 ACKEN . . . 1 . . 1 1 . . . . . . . 1 1 ACKDT . . . . . . · · . 1 1 1 1 1 1 1 1 1 1 . 1 PEN . . 1 1 1 1 1 1 SCLx (Master) 4 5 6 7 8 9 1 1\_2\_3\_4\_5\_6\_7\_8\_9'\_\_'\_ 9 SDAx Ā 1 1 1 1 0 A9 A8 R A7 A6 A5 A4 A3 A2 A1 (Master) Ν A9 A8 W A0 . SCLx . . . . 1 1 1 (Slave) 1 1 1 1 . . . 1 1 1 1 1 SDAx D7 D6 D5 D4 D3 D2 D1 D0 (Slave) Ā Ā A D7 D6 D5 D4 D3 D2 D1 D0 1 1 1 1 1 1 1 1 1 1 I2CxTRN 1 1 1 1 1 1 1 . . TBF . . 1 1 1 . I2CxRCV . . . . 1 1 i i 1 1 1 1 1 1 1 . . 1 1 . 1 1 RBF 1 1 1 1 1 1 1 1 1 1 1 1 1 . . - 1 1 1 1 ACKSTAT I2CxMIF cleared in user software. 1 I2CxMIF 1 . пι 1 . . . . . . . . . . . . . . . . 6 8 1 2 3 4 6 $\bigcirc$ 9 10 6 Setting the RCEN bit starts a master reception. On interrupt, the software reads the I2CxRCV register, which clears the RBF flag. ① Setting the SEN bit starts a Start event. Writing the I2CxTRN register starts a master transmission. The data is the first byte of the address with the R/W bit cleared. $\bigcirc$ Setting the ACKEN bit starts an Acknowledge event. ACKDT = 1 to send $\overline{ACK}$ . ③ Writing the I2CxTRN register starts a master transmission. The data is the second 8 Setting the RCEN bit starts a master reception. byte of the address. 9 Setting the ACKEN bit starts an Acknowledge event. ACKDT = 0 to send NACK. 4 Setting the RSEN bit starts a master Restart event. (5) Writing the I2CxTRN register starts a master transmission. The data is a re-send (10) Setting the PEN bit starts a master Stop event. of the first byte with the R/W bit set.

## 24.6 COMMUNICATING AS A MASTER IN A MULTI-MASTER ENVIRONMENT

The I<sup>2</sup>C protocol allows for more than one master to be attached to a system bus. Taking into account that a master can initiate message transactions and generate clocks for the bus, the protocol has methods to account for situations where more than one master is attempting to control the bus. Clock synchronization ensures that multiple nodes can synchronize their SCLx clocks to result in one common clock on the SCLx line. Bus arbitration ensures that if more than one node attempts a message transaction, one node, and only one node, will be successful in completing the message. The other nodes will lose bus arbitration and be left with a bus collision.


#### 24.6.1 Multi-Master Operation

The master module has no special settings to enable multi-master operation. The module performs clock synchronization and bus arbitration at all times. If the module is used in a single master environment, clock synchronization will only occur between the master and slaves, and bus arbitration will not occur.

## 24.6.2 Master Clock Synchronization

In a multi-master system, different masters may have different baud rates. Clock synchronization will ensure that when these masters are attempting to arbitrate the bus, their clocks will be coordinated.

Clock synchronization occurs when the master deasserts the SCLx pin (SCLx intended to float high). When the SCLx pin is released, the BRG is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the BRG is reloaded with the contents of I2CxBR<11:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device, as shown in Figure 24-19.



#### Figure 24-19: Baud Rate Generator Timing with Clock Synchronization

## 24.6.3 Bus Arbitration and Bus Collision

Bus arbitration supports multi-master system operation.

The wired AND nature of the SDAx line permits arbitration. Arbitration takes place when the first master outputs a '1' on SDAx by letting SDAx float high and simultaneously, the second master outputs a '0' on SDAx by pulling SDAx low. The SDAx signal will go low. In this case, the second master has won bus arbitration. The first master has lost bus arbitration and thus, has a bus collision.

For the first master, the expected data on SDAx is a '1', yet the data sampled on SDAx is a '0'. This is the definition of a bus collision.

The first master will set the Bus Collision bit, BCL (I2CxSTAT<10>), and generate a bus collision interrupt. The master module will reset the  $I^2C$  port to its Idle state.

In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by the master module, with the result placed in the BCL bit.

The states where arbitration can be lost are:

- A Start condition
- A Repeated Start condition
- Address, Data or Acknowledge bit
- A Stop condition

### 24.6.4 Detecting Bus Collisions and Re-sending Messages

When a bus collision occurs, the module sets the BCL bit and generates a bus collision interrupt. If bus collision occurs during a byte transmission, the transmission is halted, the TBF flag is cleared and the SDAx and SCLx pins are deasserted. If bus collision occurs during a Start, Repeated Start, Stop or Acknowledge condition, the condition is aborted, the respective control bits in the I2CxCON register are cleared and the SDAx and SCLx lines are deasserted.

The software is expecting an interrupt at the completion of the master event. The software can check the BCL bit to determine if the master event completed successfully or a collision occurred. If a collision occurs, the software must abort sending the rest of the pending message and prepare to re-send the entire message sequence, beginning with the Start condition, after the bus returns to an Idle state. The software can monitor the S and P bits to wait for an Idle bus. When the software services the bus collision Interrupt Service Routine and the I<sup>2</sup>C bus is free, the software can resume communication by asserting a Start condition.

## 24.6.5 Bus Collision During a Start Condition

Before issuing a Start command, the software should verify an Idle state of the bus using the S and P Status bits. Two masters may attempt to initiate a message at a similar point in time. Typically, the masters will synchronize clocks and continue arbitration into the message until one loses arbitration. However, certain conditions can cause a bus collision to occur during a Start. In this case, the master that loses arbitration during the Start bit generates a bus collision interrupt.

## 24.6.6 Bus Collision During a Repeated Start Condition

Should two masters not collide throughout an address byte, a bus collision may occur when one master attempts to assert a Repeated Start while another transmits data. In this case, the master generating the Repeated Start will lose arbitration and generate a bus collision interrupt.

## 24.6.7 Bus Collision During Message Bit Transmission

The most typical case of data collision occurs while the master is attempting to transmit the device address byte, a data byte or an Acknowledge bit.

If the software is properly checking the bus state, it is unlikely that a bus collision will occur on a Start condition. However, because another master can, at a very similar time, check the bus and initiate its own Start condition, it is likely that SDAx arbitration will occur and synchronize the Start of two masters. In this condition, both masters will begin and continue to transmit their messages until one master loses arbitration on a message bit. Remember that the SCLx clock synchronization will keep the two masters synchronized until one loses arbitration. Figure 24-20 shows an example of message bit arbitration.




Figure 24-20: Bus Collision During Message Bit Transmission

## 24.6.8 Bus Collision During a Stop Condition

If the master software loses track of the state of the  $I^2C$  bus, there are conditions which cause a bus collision during a Stop condition. In this case, the master generating the Stop condition will lose arbitration and generate a bus collision interrupt.

## 24.7 COMMUNICATING AS A SLAVE

In some systems, particularly where multiple processors communicate with each other, the PIC32MX device may communicate as a slave (see Figure 24-21). When the module is enabled, the slave module is active. The slave may not initiate a message, it can only respond to a message sequence initiated by a master. The master requests a response from a particular slave as defined by the device address byte in the I<sup>2</sup>C protocol. The slave module replies to the master at the appropriate times as defined by the protocol.

As with the master module, sequencing the components of the protocol for the reply is a software task. However, the slave module detects when the device address matches the address specified by the software for that slave.




Figure 24-21: A Typical Slave I<sup>2</sup>C Message: Multiprocessor Command/Status

After a Start condition, the slave module will receive and check the device address. The slave may specify either a 7-bit address or a 10-bit address. When a device address is matched, the module will generate an interrupt to notify the software that its device is selected. Based on the R/W bit sent by the master, the slave will either receive or transmit data. If the slave is to receive data, the slave module automatically generates the Acknowledge (ACK), loads the I2CxRCV register with the received value currently in the I2CxRSR register and notifies the software through an interrupt. If the slave is to transmit data, the software must load the I2CxTRN register.

## 24.7.1 Sampling Receive Data

All incoming bits are sampled with the rising edge of the clock (SCLx) line.

## 24.7.2 Detecting Start and Stop Conditions

The slave module will detect Start and Stop conditions on the bus and indicate that status on the S bit (I2CxSTAT<3>) and P bit (I2CxSTAT<4>). The Start (S) and Stop (P) bits are cleared when a Reset occurs or when the module is disabled. After detection of a Start or Repeated Start event, the S bit is set and the P bit is cleared. After detection of a Stop event, the P bit is set and the S bit is cleare.

## 24.7.3 Detecting the Address

Once the module has been enabled, the slave module waits for a Start condition to occur. After a Start, depending on the A10M bit (I2CxCON<10>), the slave will attempt to detect a 7-bit or 10-bit address. The slave module will compare one received byte for a 7-bit address or two received bytes for a 10-bit address. A 7-bit address also contains an  $R/\overline{W}$  bit that specifies the direction of data transfer after the address. If  $R/\overline{W} = 0$ , a write is specified and the slave will receive data from the master. If  $R/\overline{W} = 1$ , a read is specified and the slave will send data to the master. The 10-bit address contains an  $R/\overline{W}$  bit; however, by definition, it is always  $R/\overline{W} = 0$  because the slave must receive the second byte of the 10-bit address.

#### 24.7.3.1 Slave Address Masking

The I2CxMSK register masks address bit positions, designating them as "don't care" bits for both 10-Bit and 7-Bit Addressing modes. When a bit in the I2CxMSK register is set (= 1), it means "don't care". The slave module will respond when the bit in the corresponding location of the address is a '0' or '1'. For example, in 7-Bit Slave mode with I2CxMSK = 0110000, the module will Acknowledge addresses '0010000' and '0100000' as valid.

#### 24.7.3.2 Limitations of Address Mask


By default, the device will respond or generate addresses in the reserved address space with the address mask enabled (see Table 24-3 for the reserved address spaces). When using the address mask and the STRICT (I2CxCON<11>) bit is cleared, reserved addresses may be acknowledged. If the user wants to enforce the reserved address space, the STRICT bit must be set to a '1'. Once the bit is set, the device will not acknowledge reserved addresses regardless of the address mask settings.

#### 24.7.3.3 7-BIT ADDRESS and SLAVE WRITE

Following the Start condition, the module shifts 8 bits into the I2CxRSR register (see Figure 24-22). The value of register I2CxRSR<7:1> is evaluated against that of the I2CxADD<6:0> and I2CxMSK<6:0> registers on the falling edge of the eighth clock (SCLx). If the address is valid (i.e., an exact match between unmasked bit positions), the following events occur:

- 1. An ACK is generated.
- 2. The D/ $\overline{A}$  and R/ $\overline{W}$  bits are cleared.
- 3. The module generates the I2CxSIF interrupt on the falling edge of the ninth SCLx clock.
- 4. The module will wait for the master to send data.

#### Figure 24-22: Slave Write 7-Bit Address Detection Timing Diagram




#### 24.7.3.4 7-Bit Address and Slave Read

When a slave read is specified by having R/W = 1 in a 7-bit address byte, the process of detecting the device address is similar to that for a slave write (see Figure 24-23). If the addresses match, the following events occur:

- 1. An ACK is generated.
- 2. The D/A bit is cleared and the R/W bit is set.
- 3. The module generates the I2CxSIF interrupt on the falling edge of the ninth SCLx clock.

Since the slave module is expected to reply with data at this point, it is necessary to suspend the operation of the  $I^2C$  bus to allow the software to prepare a response. This is done automatically when the module clears the SCLREL bit. With SCLREL low, the slave module will pull down the SCLx clock line, causing a wait on the  $I^2C$  bus. The slave module and the  $I^2C$  bus will remain in this state until the software writes the I2CxTRN register with the response data and sets the SCLREL bit.

**Note:** SCLREL will automatically clear after detection of a slave read address, regardless of the state of the STREN bit.





#### 24.7.3.5 10-bit Addressing Mode

Figure 24-24 shows the sequence of address bytes on the bus in 10-bit Address mode. In this mode, the slave must receive two device address bytes (see Figure 24-25). The five Most Significant bits (MSbs) of the first address byte specify a 10-bit address. The R/W bit of the address must specify a write, causing the slave device to receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address.

The I2CxMSK register can mask any bit position in a 10-bit address. The two MSbs of I2CxMSK are used to mask the MSbs of the incoming address received in the first byte. The remaining byte of the register is then used to mask the lower byte of the address received in the second byte.

Following the Start condition, the module shifts eight bits into the I2CxRSR register. The value of the I2CxRSR<2:1> bits are evaluated against the value of the I2CxADD<9:8> and I2CxMSK<9:8> bits, while the value of the I2CxRSR<7:3> bits are compared to '11110'. Address evaluation occurs on the falling edge of the eighth clock (SCLx). For the address to be valid, I2CxRSR<7:3> must equal '11110', while I2CxRSR<2:1> must exactly match any unmasked bits in I2CxADD<9:8>. (If both bits are masked, a match is not needed.) If the address is valid, the following events occur:

- 1. An  $\overline{ACK}$  is generated.
- 2. The D/ $\overline{A}$  and R/ $\overline{W}$  bits are cleared.
- 3. The module generates the I2CxSIF interrupt on the falling edge of the ninth SCLx clock.


The module does generate an interrupt after the reception of the first byte of a 10-bit address; however, this interrupt is of little use.

The module will continue to receive the second byte into I2CxRSR. This time, the I2CxRSR<7:0> bits are evaluated against the I2CADD<7:0> and I2CxMSK<7:0> bits. If the lower byte of the address is valid as previously described, the following events occur:


- 1. An  $\overline{ACK}$  is generated.
- 2. The ADD10 bit is set.
- 3. The module generates the I2CxSIF interrupt on the falling edge of the ninth SCLx clock.
- 4. The module will wait for the master to send data or initiate a Repeated Start condition.

**Note:** Following a Repeated Start condition in 10-Bit Addressing mode, the slave module only matches the first 7-bit address, '11110 A9 A8 0'.

#### Figure 24-24: 10-bit Address Sequence



## **PIC32MX Family Reference Manual**



#### Figure 24-25: 10-Bit Address Detection Timing Diagram

#### 24.7.3.6 General Call Operation

The addressing procedure for the I<sup>2</sup>C bus is such that the first byte (or first two bytes in case of 10-bit Addressing mode) after a Start condition usually determines which slave device the master is addressing. The exception is the general call address, which can address all devices. When this address is used, all enabled devices should respond with an Acknowledge. The general call address is one of eight addresses reserved for specific purposes by the I<sup>2</sup>C protocol. It consists of all zeros with R/W = 0. The general call is always a slave write operation.

The general call address is recognized when the General Call Enable bit, GCEN (I2CxCON<7>), is set (see Figure 24-26). Following a Start bit detect, eight bits are shifted into the I2CxRSR and the address is compared against the I2CxADD and the general call address.


If the general call address matches, the following events occur:

- 1. An  $\overline{ACK}$  is generated.
- 2. Slave module will set the GCSTAT bit (I2CxSTAT<9>).
- 3. The D/ $\overline{A}$  and R/ $\overline{W}$  bits are cleared.
- 4. The module generates the I2CxSIF interrupt on the falling edge of the ninth SCLx clock.
- 5. The I2CxRSR is transferred to the I2CxRCV and the RBF flag bit is set (during the eighth bit).
- 6. The module will wait for the master to send data.

When the interrupt is serviced, the cause for the interrupt can be checked by reading the contents of the GCSTAT bit to determine if the device address was device specific or a general call address.

Note that general call addresses are 7-bit addresses. If configuring the slave module for 10-bit addresses and the A10M and GCEN bits are set, the slave module will continue to detect the 7-bit general call address.





### 24.7.3.7 STRICT ADDRESS SUPPORT

When the STRICT (I2CxCON<11>) control bit is set, it enables the module to enforce all reserved addressing and will not acknowledge any addresses if they fall within the reserved address table.

#### 24.7.3.8 When an Address is Invalid

If a 7-bit address does not match the contents of I2CxADD<6:0>, the slave module will return to an Idle state and ignore all bus activity until after the Stop condition.

If the first byte of a 10-bit address does not match the contents of I2CxADD<9:8>, the slave module will return to an Idle state and ignore all bus activity until after the Stop condition.

If the first byte of a 10-bit address matches the contents of I2CxADD<9:8> but the second byte of the 10-bit address does not match I2CxADD<7:0>, the slave module will return to an Idle state and ignore all bus activity until after the Stop condition.

#### 24.7.3.9 Addresses Reserved From Masking

Even when enabled, there are several addresses that are excluded in hardware from masking. For these addresses, an Acknowledge will not be issued independent of the mask setting. These addresses are listed in Table .

	7-Bit Address Mode:								
Slave Address	R/W Bit	Description							
0000 000	0	General Call Address <sup>(1)</sup>							
0000 000	1	Start Byte							
0000 001	x	CBUS Address							
0000 010	x	Reserved							
0000 011	x	Reserved							
0000 1xx	x	HS Mode Master Code							
1111 1xx	x	Reserved							
1111 0xx	x	10-Bit Slave Upper Byte <sup>(2)</sup>							

Table 24-3: Reserved I<sup>2</sup>C Bus Addresses<sup>(1)</sup>

**Note 1:** Address will be Acknowledged only if GCEN = 1.

**2:** Match on this address can only occur as the upper byte in the 10-Bit Addressing mode.

## 24.7.4 Receiving Data From a Master Device

When the R/W bit of the device address byte is zero and an address match occurs, the R/W bit (I2CxSTAT<2>) is cleared. The slave module enters a state waiting for data to be sent by the master. After the device address byte, the contents of the data byte are defined by the system protocol and are only received by the slave module.

The slave module shifts eight bits into the I2CxRSR register. On the falling edge of the eighth clock (SCLx), the following events occur:

- 1. The module begins to generate an  $\overline{ACK}$  or NACK.
- 2. The RBF bit is set to indicate received data.
- 3. The I2CxRSR byte is transferred to the I2CxRCV register for access by the software.
- 4. The  $D/\overline{A}$  bit is set.
- 5. A slave interrupt is generated. Software may check the status of the I2CxSTAT register to determine the cause of the event and then clear the I2CxSIF flag.
- 6. The module will wait for the next data byte.

#### 24.7.4.1 Acknowledge Generation

Normally, the slave module will Acknowledge all received bytes by sending an ACK on the ninth SCLx clock. If the receive buffer is overrun, the slave module does not generate this ACK. Overrun is indicated if either (or both):

- 1. The buffer full bit, RBF (I2CxSTAT<1>), was set before the transfer was received.
- 2. The overflow bit, I2COV (I2CxSTAT<6>), was set before the transfer was received.

Table 24-4 shows what happens when a data transfer byte is received, given the status of the RBF and I2COV bits. If the RBF bit is already set when the slave module attempts to transfer to the I2CxRCV, the transfer does not occur but the interrupt is generated and the I2COV bit is set. If both the RBF and I2COV bits are set, the slave module acts similarly. The shaded cells show the condition where software did not properly clear the overflow condition.

Reading the I2CxRCV clears the RBF bit. The I2COV is cleared by writing to a '0' through software.

	ts as Data eceived	Transfer I2CxRSR to I2CxRCV	G <u>enera</u> te ACK	Generate I2CxSIF Interrupt (interrupt	Set RBF	Set I2COV
RBF	I2COV			occurs if enabled)	КОГ	12000
0	0	Yes	Yes	Yes	Yes	No change
1	0	No	No	Yes	No change	Yes
1	1	No	No	Yes	No change	Yes
0	1	Yes	No	Yes	Yes	No change

Table 24-4: Data Transfer Received Byte Actions

Legend: Shaded cells show state where the software did not properly clear the overflow condition.

#### 24.7.4.2 Wait States During Slave Receptions

When the slave module receives a data byte, the master can potentially begin sending the next byte immediately. This allows the software controlling the slave module nine SCLx clock periods to process the previously received byte. If this is not enough time, the slave software may want to generate a bus wait period.

The STREN bit (I2CxCON<6>) enables a bus wait to occur on slave receptions. When STREN = 1 at the falling edge of the 9th SCLx clock of a received byte, the slave module clears the SCLREL bit. Clearing the SCLREL bit causes the slave module to pull the SCLx line low, initiating a wait. The SCLx clock of the master and slave will synchronize, as shown in **Section 24.6.2 "Master Clock Synchronization"**.

When the software is ready to resume reception, the software sets SCLREL. This causes the slave module to release the SCLx line, and the master resumes clocking.

#### 24.7.4.3 Example Messages of Slave Reception

Receiving a slave message is a rather automatic process. The software handling the slave protocol uses the slave interrupt to synchronize to the events.

When the slave detects the valid address, the associated interrupt will notify the software to expect a message. On receive data, as each byte transfers to the I2CxRCV register, an interrupt notifies the software to unload the buffer.

Figure 24-27 shows a simple receive message. Because it is a 7-bit address message, only one interrupt occurs for the address bytes. Then, interrupts occur for each of four data bytes. At an interrupt, the software may monitor the RBF, D/A and R/W bits to determine the condition of the byte received.

Figure 24-28 shows a similar message using a 10-bit address. In this case, two bytes are required for the address.

Figure 24-29 shows a case where the software does not respond to the received byte and the buffer overruns. On reception of the second byte, the module will automatically NACK the master transmission. Generally, this causes the master to re-send the previous byte. The I2COV bit indicates that the buffer has overrun. The I2CxRCV buffer retains the contents of the first byte. On reception of the third byte, the buffer is still full, and again, the module will NACK the master. After this, the software finally reads the buffer. Reading the buffer will clear the RBF bit, however, the I2COV bit remains set. The software must clear the I2COV bit. The next received byte will be moved to the I2CxRCV buffer and the module will respond with an ACK.

Figure 24-30 highlights clock stretching while receiving data. Note in the previous examples, STREN = 0, which disables clock stretching on receive messages. In this example, the software sets STREN to enable clock stretching. When STREN = 1, the module will automatically clock stretch after each received data byte, allowing the software more time to move the data from the buffer. Note that if RBF = 1 at the falling edge of the 9th clock, the module will automatically clear the SCLREL bit and pull the SCLx bus line low. As shown with the second received data byte, if the software can read the buffer and clear the RBF before the falling edge of the 9th clock, the clock stretching will not occur. The software can also suspend the bus at any time. By clearing the SCLREL bit, the module will pull the SCLx line low after it detects the bus SCLx low. The SCLx line will remain low, suspending transactions on the bus until the SCLREL bit is set.

CLx (Master)	1_2_3_4_5_6_7_8_9_	1_2_3_4_5_6_7_8_9				
DAx (Master)	A7 A6 A5 A4 A3 A2 A1 W	D7 D6 D5 D4 D3 D2 D1 D0	D7 D6 D5 D4 D3 D2 D1 D0	D7 D6 D5 D4 D3 D2 D1 D0	D7 D6 D5 D4 D3 D2 D1 D0	<u> </u>
SCLx (Slave)	I 1 I 1 I 1		I I I I I I I I I	I I I I I I I I I	I I I I I I I I I	<u> </u>
SDAx (Slave)						 1 1
S	1 1 1 1					 
P						1
I2CxRCV	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · ·	· · · · · · · · · · · · · · · · · · ·	· · · ·	
RBF						<u> </u>
I2COV		I I I I I I				i 1
						1
R/W						i
D/A						
STREN						i
ACKSTAT	1 1 1 1	I I I I				<u> </u>
I2CxSIF	; г ! П	—————————————————————————————————————	<u>.</u>	<u>.</u>	<u> </u>	
		I2CxSIF cleared by user software	are.			 !
Ó		3	<b>(4)</b>	4 3	4 3	(4) (4)
<ul> <li>Slave receiv</li> <li>and generat</li> <li>Next receive</li> </ul>	ed byte is message data. Byte	tches. Slave Acknowledges noved to I2CxRCV register a moved to I2CxRCV register	and must be read by user softw sets RBF.	are to prevent buffer overflow.		
Slave gener	ates interrupt. Slave Acknowle	edges reception.				
4) Software rea	ads I2CxRCV register. RBF bit	clears.				

Section 24. Inter-Integrated Circuits

Figure 24-27: Slave Message (Write Data to Slave: 7-Bit Address; Address Matches; A10M = 0; GCEN = 0; STRICT = 0)

CLx (Master)				1_2 <u>'</u> 3_4_5	6_7_8_9	1_2 <u>'</u> 3_4_5	6_7_8_9	, , ,	;
DAx (Master)	1 1 1 1 0 A9 A8 W	A7 A6 A5 A4 A3 A2 A1 A0	D7 D6 D5 D4 D3 D2 D1 D0	D7 D6 D5 D4 D3		D7 D6 D5 D4 D3	D2 D1 D0	I	
SCLx (Slave)	<u> </u>	<u> </u>	<u> </u>	   		   	<u> </u>		
SDAx (Slave)		Ā		<u> </u>	Ā	<u> </u>	Ā	I 	L   
s		I I I I I I	I I I I I I	I I I	<u> </u>	I I I	<u> </u>		—Ĺ
P								i	, L
I2CxRCV			X:	1	X	1	<u> </u>	1	
RBF	· · · · · · · · · · · · · · · · · · ·			i				i	1
I2COV				1		1		1	I
R/W	· · · · · ·			1		1		1 1 1	
	· L · ·	I I I I I I		I I I		I I I		I	
D/A		<u> </u>	ı	1		i I	1 I 1 I	1	1
STREN	<u> </u>	I I	I I I I	 	<u> </u>	i I	<u>i i</u> i l	<u> </u>	
SCLREL	· · ·		· · ·		1 1 <u>1 1</u> 1 1		I I 		
I2CxSIF	: r	I2CxSIF cleared by user softwar	'е. , , П.		і.	1 1	'n	1	
ACKSTAT				1		1		i I	
						- - -		1	
	1 1						1 1		
1	) (2)	3	<u>(4)</u>	6	4	6	4	5	6
<ul> <li>2 Slave receives</li> <li>Slave Acknown</li> <li>moved to 12</li> <li>3 Slave receives</li> <li>Slave Acknown</li> </ul>	nizes Start event; S and P bi ves address byte. High-order owledges and generates inte CxRCV register. ves address byte. Low-order owledges and generates inte CxRCV register.	address matches. rrupt. Address byte not	Slave Ack ⑤ Software r	ved byte is mess nowledges and g eads I2CxRCV re ognizes Stop ever	enerates interru egister. RBF bit	ıpt. clears.		sets RE	۶F.

#### Figure 24-28: Slave Message (Write Data to Slave: 10-Bit Address; Address Matches; A10M = 1; GCEN = 0; STRICT = 0)

x (Master)						
x (Master)	A7 A6 A5 A4 A3 A2 A1 W	D7 D6 D5 D4 D3 D2 D1 D0	D7 D6 D5 D4 D3 D2 D1 D0	D7 D6 D5 D4 D3 D2 D1 D0	D7 D6 D5 D4 D3 D2 D1 D0	
Lx (Slave)	· ·	· · ·	· · ·	· ·		
Ax (Slave)			N			
s	I I I I	       	I I I I	1 I I I		1
P	1 1 1 1 1 1					1 1 1
		1 1 1 1 1/1		IIIII		I I
	· · · · · · · · · · · · · · · · · · ·	^ <u></u>				
RBF	<u> </u>					I
12COV	<u> </u>					
R/W	· · ·	I I I I I I	I I I I I I	I I I I I I		I I
D/A	<u>_</u>		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		
STREN	I I I I	I I I I	I I I I	1 I I I		   
SCLREL	I I 	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	I I I I 	ı 
I2CxSIF	: n	I2CxSIF cleared by user software		'n		
	0	 2	 3		66 2	6
CKSTAT				Y		,
	1 1 1 1 1 1					
Address 2 Next rece Slave ge 3 Next byte	byte not moved to I2CxRCV eived byte is message data. herates interrupt. Slave Ackr	Byte moved to I2CxRCV regis nowledges reception. ead by software. I2CxRCV re	ster sets RBF. 6	Next byte also received befor I2CxRCV register unchanged Slave sends NACK for recept Software reads I2CxRCV regi Software clears I2COV bit.	. Slave generates interrupt. ion.	

Figure 24-29: Slave Message (Write Data to Slave: 7-Bit Address; Buffer Overrun; A10M = 0; GCEN = 0; STRICT = 0)



Ly (Maatar)	1 2 3 4 5 1		45678			390	- -	1 2 3 4	56789	
Lx (Master)							99			i 
Ax (Master)	A7 A6 A5 A4 A3 A	A2 A1 W D7 D6 D5	D4 D3 D2 D1 D0	· · ·	D7 D6 D5 D4 D3 D	2 D1 D0	1	D7 D6 D5 D4	D3 D2 D1 D0	÷ 🗆
CLx (Slave)	1							;	j ; Ĺ	
DAx (Slave)	<u> </u>	Ā	Ā		I I I	<u> </u>	Ā	I		I
s	1	<u> </u>	ı 1	1 1 1 1	1	1 I I I	1	ı 1	1 I I 1 I I	<u> </u>
P				1 1 1 1 1 1	1		1		· · · · · · · · · · · · · · · · · · ·	
I2CxTRN	I I I		I I	<u> </u>	   		1 1 1	I I	<u> </u>	] 
	<u> </u>	<u> </u>	<u> </u>	<u>, ,</u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>
TBF	   		i	· · · · · ·	 			i		
I2CRCV			X	1 1 1 1		X		1	X.	
RBF	, , ,	1 I I I		: :						
I2COV	   				   		1 1 1		1 1 1 1 1 1 1 1 1	!
R/W	!			1 I 1 I	1		1		1 1 I 1 1 I	1
	1 1 1	; <u></u>		· · · · · · · · · · · · · · · · · · ·	   		1	1 1	<u> </u>	
	1 1			· · ·	1 1	· ·	1 1		1 1 1 1 1 1 1 1 1	1 1
STREN		1 I 1 I	1	1 I 1 I	i i	1 i 1 i	1	I I	1 1 I 1 I I	1
SCLREL				1			1			
I2CxSIF	i i	 	Ī	· · ·	1 1		i			1
ACKSTAT	1	2	3 (	Ð (5	6	35	Ø	8 (	9 3	6
			14		<b>A</b>					
-		o enable clock stretc	ning.		-	are sets SCL				
2) Slave receive					_			ecause RBF = 0 a		
		e data. Byte moved to	-	sets RBF.	8 Softw before	are may clear e asserting S0	SCLREL to CLx low.	cause a clock hold	. Module must de	tect SCLx lo
り Because RBF	$= \perp$ at 9th clock,	automatic clock stre e pulls SCLx line low	to strateb clock					lease a clock hold.		

**PIC32MX Family Reference Manual** 

Figure 24-30: Slave Message (Write Data to Slave: 7-Bit Address; Clock Stretching Enabled; A10M = 0; GCEN = 0; STRICT = 0)

## 24.7.5 Sending Data to a Master Device

When the R/W bit of the incoming device address byte is '1' and an address match occurs, the R/W bit (I2CxSTAT<2>) is set. At this point, the master device is expecting the slave to respond by sending a byte of data. The contents of the byte are defined by the system protocol and are only transmitted by the slave module.

When the interrupt from the address detection occurs, the software can write a byte to the I2CxTRN register to start the data transmission.

The slave module sets the TBF bit. The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time. When all eight bits have been shifted out, the TBF bit will be cleared.

The slave module detects the Acknowledge from the master-receiver on the rising edge of the ninth SCLx clock.

If the SDAx line is low, indicating an Acknowledge (ACK), the master is expecting more data and the message is not complete. The module generates a slave interrupt to signal more data is requested.

A slave interrupt is generated on the falling edge of the ninth SCLx clock. Software must check the status of the I2CxSTAT register and clear the I2CxSIF flag.

If the SDAx line is high, indicating a Not Acknowledge (NACK), then the data transfer is complete. The slave module resets and does not generate an interrupt. The slave module will wait for detection of the next Start bit.

#### 24.7.5.1 Wait States During Slave Transmissions

During a slave transmission message, the master expects return data immediately after detection of the valid address with  $R/\overline{W} = 1$ . Because of this, the slave module will automatically generate a bus wait whenever the slave returns data.

The automatic wait occurs at the falling edge of the 9th SCLx clock of a valid device address byte or transmitted byte Acknowledged by the master, indicating expectation of more transmit data.

The slave module clears the SCLREL bit. Clearing the SCLREL bit causes the slave module to pull the SCLx line low, initiating a wait. The SCLx clock of the master and slave will synchronize as shown in **Section 24.6.2 "Master Clock Synchronization**".


When the software loads the I2CxTRN and is ready to resume transmission, the software sets SCLREL. This causes the slave module to release the SCLx line and the master resumes clocking.

#### 24.7.5.2 Example Messages of Slave Transmission

Slave transmissions for 7-bit address messages are shown in Figure 24-31. When the address matches and the R/W bit of the address indicates a slave transmission, the module will automatically initiate clock stretching by clearing the SCLREL bit and generates an interrupt to indicate a response byte is required. The software will write the response byte into the I2CxTRN register. As the transmission completes, the master will respond with an Acknowledge. If the master replies with an ACK, the master expects more data and the module will again clear the SCLREL bit and generate another interrupt. If the master responds with a NACK, no more data is required and the module will not stretch the clock nor generate an interrupt.

Slave transmissions for 10-bit address messages require the slave to first recognize a 10-bit address. Because the master must send two bytes for the address, the R/W bit in the first byte of the address specifies a write. To change the message to a read, the master will send a Repeated Start and repeat the first byte of the address with the R/W bit specifying a read. At this point, the slave transmission begins as shown in Figure 24-32.

SCLx (Master)				. 1_2_3_4_5_6_7_8_9	1 1				1 2 3 4		
DAx (Master)	A7 A6 A5 A4	A3 A2 A1 R				 ! !	Ā			N	
SCLx (Slave)			1 1 1		1 1						
SDAx (Slave)		Ā		D7 D6 D5 D4 D3 D2 D1 D0		D7 D6 D5 D4	D3 D2 D1 D0		D7 D6 D5 D	4 D3 D2 D1 D0	
s_			1 1 1	1 1 1 1 1 1 1 1	   	1 1 1		   	1 1 1		
P			1	· · · · ·	1 1 1	1 1 1		1 1	1	· · ·	
I2CxTRN	   			1 I 1 I 1 I		I I I		X_	1 1	1 I I I I I	
TBF									1 1 1		
I2CxRCV	1 		1 1 1		1 	1 1		1 1	1 		
RBF_	1 1 1	1 1 1 1 	1 1 1	1 I I 1 I I 1 I I	1 1 1	1	1 I I I 	1 1	1 1		
I2COV_	   	1 1 1 1	1 1 1		1 1 1		1 I I I I I	1 1 1	1 1		
R/W				1 1 1 1	1 		1 I I I I I			· ·	
D/A	1		ı 	· · ·	1 		· · ·			· ·	
STREN_					i 1				1		
SCLREL			ļ							i i	
I2CxSIF		; <u></u> ; n	į	ין אין אין אין אין אין אין אין אין אין א	 		: <u>-</u>	1			
-	0	 2	3 (		3	(4)	 56	3	4	67	(
	$\bigcirc$	Ø		9 00		Ð		J	9		4





## Figure 24-32: Slave Message (Read Data From Slave: 10-Bit Address)

SCLx (Master)				3.4.5.6.7.8.9						
SCLx (Slave)						D7¦D6¦D5¦D4¦D3¦D2¦D1¦D0	- - - - - - - - - - - - - - - - - - -	 		
P I2CxTRN			1 1 1 1 1 1							
TBF										
RBF							1 1 1			
R/W			1 1 1 1		, , , , ,					
STREN					; ; ; ; ;		; ;			
		<u> </u>	4	T © ©		) (8)	<u>ן:</u> 6	Ô	9	1
<ol> <li>Slave receive generates int</li> <li>Slave receive generates int</li> <li>Slave receive generates int</li> <li>Master sends</li> <li>Slave receive</li> </ol>	es address byte. Address ma	dicated. Slave Acknowledge atches. Slave Acknowledges t the message. rte. Read indicated. Slave su	and	slave transmits	s dat clock es in clock cor g	, if master sent $\overline{ACK}$ , n	nodule no m	e clears SCLREL to so	suspend o	

## 24.8 CONNECTION CONSIDERATIONS FOR I<sup>2</sup>C BUS

Because the I<sup>2</sup>C bus is a wired AND bus connection, pull-up resistors on the bus are required, shown as RP in Figure 24-33. Series resistors, shown as Rs, are optional and used to improve ESD susceptibility. The values of resistors, RP and Rs, depend on the following parameters:

- · Supply voltage
- Bus capacitance
- Number of connected devices (input current + leakage current)
- Input level selection (I<sup>2</sup>C or SMBus)

To get accurate SCK clock, the rise time should be as small as possible. The limitation factor is the maximum current sink available on the SCK pad. The following example calculates the Rp min based on 3.3V supply and 6.6 mA sink current at VOLMAX = 0.4V:

#### Equation 24-2:

 $RPMIN = (VDDMAX - VOLMAX)/IOL = (3.3V - 0.4V)/6.6 \text{ mA} = 439\Omega$ 


The maximum value for Rs is determined by the desired noise margin for the low level. Rs cannot drop enough voltage to make the device VoL plus the voltage across Rs more than the maximum VIL. Mathematically:

Equation 24-3:

 $RSMAX = (VILMAX - VOLMAX)/IOLMAX = (0.3 VDD - 0.4)/6.6 mA = 89\Omega$ 

The SCLx clock input must have a minimum high and low time for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirements of the  $I^2C$  module, are shown in the Electrical Characteristics section in the device data sheet (DS61143).

#### Figure 24-33: Sample Device Configuration for I<sup>2</sup>C Bus



## 24.8.1 Integrated Signal Conditioning and Slope Control

The SCLx and SDAx pins have an input glitch filter. The  $I^2C$  bus requires this filter in both the 100 kHz and 400 kHz systems.

When operating on a 400 kHz bus, the I<sup>2</sup>C specification requires a slew rate control of the device pin output. This slew rate control is integrated into the device. If the DISSLW bit (I2CxCON<9>) is cleared, the slew rate control is active. For other bus speeds, the I<sup>2</sup>C specification does not require slew rate control and DISSLW should be set.

Some system implementations of I<sup>2</sup>C busses require different input levels for VILMAX and VIHMIN. In a normal I<sup>2</sup>C system, VILMAX is 0.3 VDD; VIHMIN is 0.7 VDD. By contrast, in an SMBus (System Management Bus) system, VILMAX is set at 0.8V, while VIHMIN is set at 2.1V.

The SMEN bit (I2CxCON<8>) controls the input levels. Setting SMEN (= 1) changes the input levels to SMBus specifications.

## 24.9 $I^2C^{TM}$ OPERATION IN POWER-SAVE MODES AND DEBUG MODES

**Note:** In this manual, a distinction is made between a power mode as it is used in a specific module, and a power mode as it is used by the device, e.g., Sleep mode of the Comparator and SLEEP mode of the CPU. To indicate which type of power mode is intended, uppercase and lowercase letters (Sleep, Idle, Debug) signify a module power mode, and all uppercase letters (SLEEP, IDLE, DEBUG) signify a device power mode.

PIC32MX based devices have two Power-Saving modes:

- IDLE mode: core and selected peripherals are shut down
- SLEEP mode: entire device is shut down

#### 24.9.1 SLEEP in Master Mode Operation

When the device enters SLEEP mode, all clock sources to the module are shut down. The Baud Rate Generator stops because the clocks stop. It may have to be reset to prevent partial clock detection.

If SLEEP occurs in the middle of a transmission, and the master state machine is partially into a transmission as the clocks stop, the Master mode transmission is aborted.

There is no automatic way to prevent SLEEP entry if a transmission or reception is pending. The user software must synchronize SLEEP entry with I<sup>2</sup>C operation to avoid aborted transmissions.

Register contents are not affected by going into SLEEP mode or coming out of SLEEP mode.

## 24.9.2 SLEEP in Slave Mode Operation

The I<sup>2</sup>C module can still function in Slave mode operation while the device is in SLEEP.

When operating in Slave mode and the device is put into SLEEP, the master-generated clock will run the slave state machine. This feature provides an interrupt to the device upon reception of the address match in order to wake up the device.

Register contents are not affected by going into SLEEP mode or coming out of SLEEP mode.

It is an error condition to set SLEEP in the middle of a slave data transmit operation; indeterminate results may occur.

## 24.9.3 IDLE Mode

When the device enters IDLE mode, all PBCLK clock sources remain functional. If the module intends to power down, it disables its own clocks.

For the I<sup>2</sup>C, the I2CxSIDL bit (I2CxCON<13>) selects whether the module will stop on IDLE or continue on IDLE. If I2CxSIDL = 0, the module will continue operation in IDLE mode. If I2CxSIDL = 1, the module will stop on IDLE.

The I<sup>2</sup>C module will perform the same procedures for stop on IDLE mode as for SLEEP mode. The module state machines must be reset.

## 24.9.4 Operation in DEBUG Mode

The FRZ bit (I2CxCON<14>) determines whether the I<sup>2</sup>C module will run or stop while the CPU is executing Debug Exception code (i.e., the application is halted) in DEBUG mode. When FRZ = 0, the I<sup>2</sup>C module continues to run even when the application is halted in DEBUG mode. When FRZ = 1 and the application is halted in DEBUG mode, the module will freeze its operations and make no changes to the state of the I<sup>2</sup>C module. The module will resume its operation after the CPU resumes execution.

**Note:** The FRZ bit is readable and writable only when the CPU is executing in Debug Exception mode. In all other modes, the FRZ bit reads as '0'. If FRZ bit is changed during DEBUG mode, the new value does not take effect until the current Debug Exception mode is exited and re-entered. During the Debug Exception mode, the FRZ bit reads the state of the peripheral when entering DEBUG mode.

## 24.10 EFFECTS OF A RESET

A Reset (POR, WDT, etc.) disables the I<sup>2</sup>C module and terminates any active or pending message activity. See the register definitions of I2CxCON and I2CxSTAT for the Reset conditions of those registers.

**Note:** In this discussion, 'IDLE' refers to the CPU power-saving state. The lower case 'idle' refers to the time when the I<sup>2</sup>C module is not transferring data on the bus.

## 24.11 PIN CONFIGURATION IN I<sup>2</sup>C MODE

In  $I^2C$  mode, pin SCL is clock and pin SDA is data. The module will override the data direction bits (TRIS bits) for these pins. The pins that are used for  $I^2C$  modes are configured as open drain. Table 24-5 lists the pin usage in different modes.

 Table 24-5:
 Required IO Pin Resources

IO Pin Name	Master Mode	Slave Mode
SDAx	Yes	Yes
SCLx	Yes	Yes

**Note:** "No" indicates the pin is not required and can be used as a general purpose IO pin.

## 24.12 DESIGN TIPS

## Question 1: I'm operating as a bus master and transmitting data. Why do slave and receive interrupts keep occurring at the same time?

**Answer:** The master and slave circuits are independent. The slave module will receive events from the bus sent by the master.

## Question 2: I'm operating as a slave and I write data to the I2CxTRN register. Why isn't the data being transmitted?

**Answer:** The slave enters an automatic wait when preparing to transmit. Ensure that you set the SCLREL bit to release the  $I^2C$  clock.

#### Question 3: How do I tell what state the master module is in?

**Answer:** Looking at the condition of the SEN, RSEN, PEN, RCEN, ACKEN and TRSTAT bits will indicate the state of the master module. If all bits are '0', the module is IDLE.

## Question 4: Operating as a slave, I receive a byte while STREN = 0. What should the software do if it cannot process the byte before the next one is received?

**Answer:** Because STREN was '0', the module did not generate an automatic wait on the received byte. However, the software may, at any time during the message, set STREN and then clear SCLREL. This will cause a wait on the next opportunity to synchronize the SCLx clock.

# Question 5: My I<sup>2</sup>C<sup>™</sup> system is a multi-master system. Why are my messages being corrupted when I attempt to send them?

**Answer:** In a multi-master system, other masters may cause bus collisions. In the Interrupt Service Routine for the master, check the BCL bit to ensure that the operation completed without a collision. If a collision is detected, the message must be re-sent from the beginning.

# Question 6: My I<sup>2</sup>C<sup>™</sup> system is a multi-master system. How can I tell when it is OK to begin a message?

**Answer:** Look at the S bit. If S = 0, the bus is Idle.

# Question 7: I tried to send a Start condition on the bus, then transmit a byte by writing to the I2CxTRN register. The byte did not get transmitted. Why?

**Answer:** You must wait for each event on the  $I^2C$  bus to complete before starting the next one. In this case, you should poll the SEN bit to determine when the Start event completed or wait for the master  $I^2C$  interrupt before data is written to I2CxTRN.

24

## 24.13 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC32MX device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the  $I^2C$  module include the following:

Title Application	on Note #
Use of the SSP Module in the I <sup>2</sup> C™ Multi-Master Environment	AN578
Using the PIC <sup>®</sup> Microcontroller SSP for Slave I <sup>2</sup> C <sup>™</sup> Communication	AN734
Using the PIC <sup>®</sup> Microcontroller MSSP Module for Master I <sup>2</sup> C <sup>™</sup> Communications	AN735
An I <sup>2</sup> C <sup>™</sup> Network Protocol for Environmental Monitoring	AN736

**Note:** Please visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the PIC32MX family of devices.

## 24.14 REVISION HISTORY

## **Revision A (October 2007)**

This is the initial released version of this document.

## **Revision B (October 2007)**

Updated document to remove Confidential status.

## Revision C (April 2008)

Revised status to Preliminary; Revised U-0 to r-x.

## Revision D (July 2008)

Revised Figure 24-1; Section 24.2 (I2CxMIF); Register 24-1, bits 13 and 14; Revised Register 24-26-24-29; Revised Table 24-1, I2CxCON; Change Reserved bits from "Maintain as" to "Write"; Added Note to ON bit (I2CxCON Register); Delete Section 24.12 (Electrical Characteristics).

NOTES: