

Section 32. Interrupts (Part III)

HIGHLIGHTS

This section of the manual contains the following topics:

32.1	Introduction	
32.2	Non-Maskable Traps	
32.3	Interrupt Processing Timing	
32.4	Interrupt Control and Status Registers	
32.5	Interrupt Setup Procedures	
32.6	Design Tips	
32.7	Related Application Notes	
32.8	Revision History	

32.1 INTRODUCTION

The PIC24H Interrupt Controller module reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24H CPU. It has these features:

- Up to 8 processor exceptions and software traps
- 7 user selectable priority levels
- · Interrupt Vector Table (IVT) with up to 126 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debugging support
- Fixed interrupt entry and return latencies

32.1.1 Interrupt Vector Table

Figure 32-1 shows the IVT resides in program memory starting at location 0x000004. The IVT contains 126 vectors consisting of 8 non-maskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

32.1.2 Alternate Interrupt Vector Table


Figure 32-1 shows the AIVT is located after the IVT. Access to the AIVT is provided by the Enable Alternate Interrupt Vector Table (ALTIVT) control bit in Interrupt Control Register 2 (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

32.1.3 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24H device clears its registers in response to a Reset, which forces the Program Counter (PC) to zero. The processor then begins program execution at location 0x000000. The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.





		Details	
IRQ #	IVT Address	AIVT Address	Interrupt Source
		Highest Natural (Order Priority
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x000008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMAC Error
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved
8	0x000014	0x000114	INT0 – External Interrupt 0
9	0x000016	0x000116	IC1 – Input Compare 1
10	0x000018	0x000118	OC1 – Output Compare 1
11	0x00001A	0x00011A	T1 – Timer 1
12	0x00001C	0x00011C	DMA1 – DMA Channel 0
13	0x00001E	0x00011E	IC2 – Input Capture 2
14	0x000020	0x000120	OC2 – Output Compare 2
15	0x000022	0x000122	T2 – Timer 2
16	0x000024	0x000124	T3 – Timer 3
17	0x000026	0x000126	SPI1E – SPI 1 Fault
18	0x000028	0x000128	SPI1 – SPI 1 Transfer Done
19	0x00002A	0x00012A	U1RX – UART1 Receiver
20	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	0x00002E	0x00012E	AD1 – ADC1 convert done
22	0x000030	0x000130	DMA1– DMA Channel 1
23	0x000032	0x000132	Reserved
24	0x000034	0x000134	SI2C1 – I ² C [™] 1 Slave Event
25	0x000036	0x000136	$MI2C1 - I^2C 1$ Master Event
26	0x000038	0x000138	CMP – Comparator Interrupt
20	0x00003A	0x00013A	CN – Input Change Interrupt
28	0x00003C	0x00013C	INT1 – External Interrupt 1
29	0x00003E	0x00013E	Reserved
30	0x000040	0x000140	IC7 – Input Capture 7
31	0x000042	0x000142	IC8 – Input Capture 8
32	0x000042	0x000144	DMA2 – DMA Channel 2
33	0x000044	0x000146	OC3 – Output Compare 3
34	0x000048	0x000148	OC4 – Output Compare 4
35	0x000048	0x000148	T4 – Timer 4
36	0x00004A	0x00014C	T5 – Timer 5
37	0x00004C	0x00014C	INT2 – External Interrupt 2
38	0x000050	0x00014L	U2RX – UART2 Receiver
39	0x000052	0x000152	U2TX – UART2 Transmitter
40			SPI2E – SPI 2 Fault
40	0x000054	0x000154	
	0x000056	0x000156	SPI2 – SPI 2 Transfer Done
42	0x000058	0x000158	C1RX – CAN 1 RX Data Ready
43	0x00005A	0x00015A	C1 – CAN 1 Event
44	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	0x00005E	0x00015E	Reserved
46	0x000060	0x000160	Reserved
47	0x000062	0x000162	Reserved
48	0x000064	0x000164	Reserved
49	0x000066	0x000166	Reserved
50	0x000068	0x000168	Reserved
51	0x00006A	0x00016A	Reserved

Table 32-1: Interrupt Vector Details

IRQ # IVT Address AIVT Address 52 0x00006C 0x00016 53 0x00006E 0x00016 54 0x000070 0x00017 55 0x000072 0x00017 56 0x000074 0x00017 57 0x000076 0x00017 58 0x00007A 0x00017 60 0x00007C 0x00017 61 0x00007E 0x00017 62 0x000080 0x00018 63 0x000084 0x00018 64 0x000084 0x00018 65 0x000088 0x00018 66 0x000088 0x00018 67 0x000088 0x00018 68 0x000088 0x00018 69 0x000088 0x00018 71 0x000090 0x00018 72 0x000094 0x00018 73 0x000096 0x00018	AC Reserved AC Reserved AC DMA4 – DMA Channel 4 AC Reserved
53 0x00006E 0x00016 54 0x000070 0x00017 55 0x000072 0x00017 56 0x000074 0x00017 57 0x000076 0x00017 58 0x000078 0x00017 59 0x00007C 0x00017 60 0x00007C 0x00017 61 0x00007E 0x00017 62 0x000080 0x00018 63 0x000082 0x00018 64 0x000084 0x00018 65 0x000088 0x00018 66 0x000082 0x00018 67 0x000084 0x00018 68 0x000082 0x00018 69 0x000082 0x00018 70 0x000090 0x00018 71 0x000092 0x00018 72 0x000094 0x00018 73 0x000096 0x00018	SE PMP – Parallel Master Port 70 DMA4 – DMA Channel 4 72 Reserved 74 Reserved 76 Reserved 78 Reserved 74 Reserved 75 Reserved 76 Reserved 77 Reserved 78 Reserved 79 Reserved 70 Reserved 74 Reserved 75 Reserved 76 Reserved 77 Reserved 78 Reserved 79 Reserved 70 Reserved 74 Reserved 75 Reserved 76 Reserved 77 Reserved 78 Reserved 79 Reserved
54 0x000070 0x00017 55 0x000072 0x00017 56 0x000074 0x00017 57 0x000076 0x00017 58 0x000078 0x00017 59 0x00007C 0x00017 60 0x00007C 0x00017 61 0x00007E 0x00017 62 0x000080 0x00018 63 0x000082 0x00018 64 0x000084 0x00018 65 0x000088 0x00018 66 0x000082 0x00018 67 0x000088 0x00018 68 0x000082 0x00018 69 0x000082 0x00018 70 0x000090 0x00018 71 0x000092 0x00018 72 0x000094 0x00018 73 0x000096 0x00018	70 DMA4 – DMA Channel 4 72 Reserved 74 Reserved 76 Reserved 78 Reserved 74 Reserved 75 Reserved 76 Reserved 77 Reserved 78 Reserved 74 Reserved 75 Reserved 76 Reserved 77 Reserved 78 Reserved 79 Reserved 70 Reserved 74 Reserved 75 Reserved 76 Reserved 77 Reserved 78 Reserved 79 Reserved 79 Reserved 79 Reserved 79 Reserved
55 0x000072 0x00017 56 0x000074 0x00017 57 0x000076 0x00017 58 0x000078 0x00017 59 0x00007C 0x00017 60 0x00007C 0x00017 61 0x00007E 0x00017 62 0x000080 0x00018 63 0x000082 0x00018 64 0x000084 0x00018 65 0x000088 0x00018 66 0x000088 0x00018 67 0x000082 0x00018 68 0x000082 0x00018 69 0x000082 0x00018 70 0x000090 0x00018 71 0x000092 0x00018 72 0x000094 0x00019 73 0x000096 0x00019	72 Reserved 74 Reserved 76 Reserved 78 Reserved 74 Reserved 75 Reserved 76 Reserved 77 Reserved 74 Reserved 75 Reserved 76 Reserved 77 Reserved 78 Reserved 79 Reserved 70 Reserved 72 Reserved 74 Reserved 75 Reserved 76 Reserved 77 Reserved 78 Reserved 79 Reserved 79 Reserved 79 Reserved 79 Reserved 79 Reserved
56 0x000074 0x00017 57 0x000076 0x00017 58 0x000078 0x00017 59 0x00007A 0x00017 60 0x00007C 0x00017 61 0x00007E 0x00017 62 0x000080 0x00018 63 0x000082 0x00018 64 0x000084 0x00018 65 0x000088 0x00018 66 0x000088 0x00018 67 0x000082 0x00018 68 0x000082 0x00018 69 0x000082 0x00018 70 0x000090 0x00018 71 0x000092 0x00018 72 0x000094 0x00019 73 0x000096 0x00019	74 Reserved 76 Reserved 78 Reserved 74 Reserved 75 Reserved 76 Reserved 77 Reserved 76 Reserved 77 Reserved 78 Reserved 79 Reserved 74 Reserved 75 Reserved 76 Reserved 77 Reserved 78 Reserved 79 Reserved 70 Reserved 71 Reserved
57 0x000076 0x00017 58 0x000078 0x00017 59 0x00007A 0x00017 60 0x00007C 0x00017 61 0x00007E 0x00017 62 0x000080 0x00018 63 0x000084 0x00018 64 0x000086 0x00018 65 0x000088 0x00018 66 0x00008A 0x00018 67 0x00008C 0x00018 68 0x00008E 0x00018 70 0x000090 0x00018 71 0x000092 0x00018 72 0x000094 0x00018 73 0x000096 0x00019	76 Reserved 78 Reserved 78 Reserved 74 Reserved 75 Reserved 76 Reserved 76 Reserved 76 Reserved 76 Reserved 74 Reserved 76 Reserved 78 Reserved
58 0x000078 0x00017 59 0x00007A 0x00017 60 0x00007C 0x00017 61 0x00007E 0x00017 62 0x00007E 0x00017 63 0x000080 0x00018 64 0x000084 0x00018 65 0x000088 0x00018 66 0x00008A 0x00018 67 0x00008A 0x00018 68 0x00008C 0x00018 69 0x00008E 0x00018 70 0x000090 0x00018 71 0x000092 0x00018 73 0x000096 0x00019	78 Reserved 7A Reserved 7C Reserved 7E Reserved 30 Reserved 32 Reserved 34 Reserved 36 Reserved 38 Reserved 34 Reserved
59 0x00007A 0x00017 60 0x00007C 0x00017 61 0x00007E 0x00017 62 0x000080 0x00018 63 0x000082 0x00018 64 0x000084 0x00018 65 0x000088 0x00018 66 0x000088 0x00018 67 0x00008A 0x00018 68 0x00008C 0x00018 69 0x00008E 0x00018 70 0x000090 0x00018 71 0x000092 0x00018 72 0x000094 0x00018 73 0x000096 0x00018	ZA Reserved ZC Reserved ZE Reserved 30 Reserved 32 Reserved 34 Reserved 36 Reserved 38 Reserved 34 Reserved
60 0x00007C 0x00017 61 0x00007E 0x00017 62 0x000080 0x00018 63 0x000082 0x00018 64 0x000084 0x00018 65 0x000086 0x00018 66 0x000088 0x00018 67 0x00008A 0x00018 68 0x00008C 0x00018 69 0x00008E 0x00018 70 0x000090 0x00018 71 0x000092 0x00018 72 0x000094 0x00018 73 0x000096 0x00019	C Reserved ?E Reserved 30 Reserved 32 Reserved 34 Reserved 36 Reserved 38 Reserved 34 Reserved 36 Reserved
61 0x00007E 0x00017 62 0x000080 0x00018 63 0x000082 0x00018 64 0x000084 0x00018 65 0x000086 0x00018 66 0x000088 0x00018 67 0x00008A 0x00018 68 0x00008C 0x00018 69 0x00008E 0x00018 70 0x000090 0x00018 71 0x000092 0x00018 72 0x000094 0x00018 73 0x000096 0x00018	ZE Reserved 30 Reserved 32 Reserved 34 Reserved 36 Reserved 38 Reserved 34 Reserved
62 0x000080 0x00018 63 0x000082 0x00018 64 0x000084 0x00018 65 0x000086 0x00018 66 0x000088 0x00018 67 0x00008A 0x00018 68 0x00008C 0x00018 69 0x00008E 0x00018 70 0x000090 0x00018 71 0x000092 0x00018 72 0x000094 0x00019 73 0x000096 0x00019	30 Reserved 32 Reserved 34 Reserved 36 Reserved 38 Reserved 34 Reserved
63 0x000082 0x00018 64 0x000084 0x00018 65 0x000086 0x00018 66 0x000088 0x00018 67 0x00008A 0x00018 68 0x00008C 0x00018 69 0x00008E 0x00018 70 0x000090 0x00018 71 0x000092 0x00019 72 0x000094 0x00019 73 0x000096 0x00019	82 Reserved 84 Reserved 86 Reserved 88 Reserved 8A Reserved
64 0x000084 0x00018 65 0x000086 0x00018 66 0x000088 0x00018 67 0x00008A 0x00018 68 0x00008C 0x00018 69 0x00008E 0x00018 70 0x000090 0x00018 71 0x000092 0x00018 72 0x000094 0x00018 73 0x000096 0x00019	Reserved Reserved Reserved Reserved Reserved
65 0x000086 0x00018 66 0x000088 0x00018 67 0x00008A 0x00018 68 0x00008C 0x00018 69 0x00008E 0x00018 70 0x000090 0x00018 71 0x000092 0x00018 72 0x000094 0x00019 73 0x000096 0x00019	36 Reserved 38 Reserved 3A Reserved
66 0x000088 0x00018 67 0x00008A 0x00018 68 0x00008C 0x00018 69 0x00008E 0x00018 70 0x000090 0x00018 71 0x000092 0x00019 72 0x000094 0x00019 73 0x000096 0x00019	88 Reserved 8A Reserved
67 0x00008A 0x00018 68 0x00008C 0x00018 69 0x00008E 0x00018 70 0x000090 0x00019 71 0x000092 0x00019 72 0x000094 0x00019 73 0x000096 0x00019	A Reserved
68 0x00008C 0x00018 69 0x00008E 0x00018 70 0x000090 0x00019 71 0x000092 0x00019 72 0x000094 0x00019 73 0x000096 0x00019	
69 0x00008E 0x00018 70 0x000090 0x00019 71 0x000092 0x00019 72 0x000094 0x00019 73 0x000096 0x00019	C Reserved
70 0x000090 0x00019 71 0x000092 0x00019 72 0x000094 0x00019 73 0x000096 0x00019	
71 0x000092 0x00019 72 0x000094 0x00019 73 0x000096 0x00019	BE DMA5 – DMA Channel 5
72 0x000094 0x00019 73 0x000096 0x00019	00 RTCC – Real Time Clock
73 0x000096 0x00019	02 Reserved
	04 Reserved
	06 U1E – UART 1 Error Interrupt
74 0x000098 0x00019	08 U2E – UART 2 Error Interrupt
75 0x00009A 0x00019	OA CRC – CRC Generator Interrupt
76 0x00009C 0x00019	DMA6 – DMA Channel 6
77 0x00009E 0x00019	DMA7 – DMA Channel 7
78 0x0000A0 0x0001A	A0 C1TX – CAN 1 TX Data Request
79 0x0000A2 0x0001A	A2 Reserved
80 0x0000A4 0x0001A	A4 Reserved
81 0x0000A6 0x0001A	A6 Reserved
82 0x0000A8 0x0001A	A8 Reserved
83-124	Reserved
125 0x0000FE 0x0001F	E Reserved
Lowest Na	atural Order Priority

Table 32-1: Interrupt Vector Details (Continued)

32.1.4 CPU Priority Status

The CPU can operate at one of 16 priority levels, 0-15. An interrupt or trap source must have a priority level greater than the current CPU priority to initiate an exception process. You can program peripheral and external interrupt sources for levels 0-7. CPU priority levels 8-15 are reserved for trap sources.

A trap is a non-maskable interrupt source intended to detect hardware and software problems (refer to **Section 32.2** "**Non-Maskable Traps**"). The priority level for each trap source is fixed. Only one trap is assigned to a priority level. An interrupt source programmed to priority level 0 is effectively disabled, since it can never be greater than the CPU priority.

The current CPU priority level is indicated by the following status bits:

- CPU Interrupt Priority Level (IPL<2:0>) status bits in the CPU Status Register (SR<7:5>)
- · CPU Interrupt Priority Level 3 (IPL3) status bit in the Core Control (CORCON<3>) register

The IPL<2:0> status bits are readable and writable, so the user application can modify these bits to disable all sources of interrupts below a given priority level. For example, if IPL<2:0> = 3, the CPU is not interrupted by any source with a programmed priority level of 0, 1, 2 or 3.

Trap events have higher priority than any user interrupt source. When the IPL3 bit is set, a trap event is in progress. The IPL3 bit can be cleared, but not set, by the user application. In some applications, you might need to clear the IPL3 bit when a trap has occurred and branch to an instruction other than the instruction after the one that originally caused the trap to occur.

All user interrupt sources can be disabled by setting IPL<2:0> = 111.

Note: The IPL<2:0> bits become read only bits when interrupt nesting is disabled. For more information, refer to **Section 32.2.4.2** "Interrupt Nesting".

32.1.5 Interrupt Priority

Each peripheral interrupt source can be assigned to one of seven priority levels. The user assignable interrupt priority control bits for each individual interrupt are located in the Least Significant 3 bits of each nibble within the IPCx registers. Bit 3 of each nibble is not used and is read as a '0'. These bits define the priority level assigned to a particular interrupt. The usable priority levels are 1 (lowest priority) through 7 (highest priority). If the IPC bits associated with an interrupt source are all cleared, the interrupt source is effectively disabled.

Note: If the application program reconfigures the interrupt priority levels on the fly, it must disable the interrupts while doing so. Failure to disable interrupts can produce unexpected results.

More than one interrupt request source can be assigned to a specific priority level. To resolve priority conflicts within a given user-assigned level, each source of interrupt has a natural order priority based on its location in the IVT. Table 32-1 shows the location of each interrupt source in the IVT. The lower numbered interrupt vectors have higher natural priority, while the higher numbered vectors have lower natural priority. The overall priority level for any pending source of interrupt is determined first by the user-assigned priority of that source in the IPCx register, then by the natural order priority within the IVT.

Natural order priority is used only to resolve conflicts between simultaneous pending interrupts with the same user-assigned priority level. Once the priority conflict is resolved and the exception process begins, the CPU can be interrupted only by a source with higher user-assigned priority. Interrupts with the same user-assigned priority, but a higher natural order priority that become pending during the exception process, remain pending until the current exception process completes.

Assigning each interrupt source to one of seven priority levels enables the user application to give an interrupt with a low natural order priority a very high overall priority level. For example, Timer 1 can be given a priority of 7, and the External Interrupt 0 (INT0) can be assigned to priority level 1, thus giving it a very low effective priority.

Note: The peripherals and sources of interrupt available in the IVT vary depending on the specific PIC24H device. The sources of interrupt shown in this document represent a comprehensive listing of all interrupt sources found on PIC24H devices. For further details, refer to the specific device data sheet.

32.2 NON-MASKABLE TRAPS

Traps are non-maskable, nestable interrupts that adhere to a fixed priority structure. Traps provide a means to correct erroneous operation during debugging and operation of the application. If the user application does not intend to correct a trap error condition, these vectors must be loaded with the address of a software routine to reset the device. Otherwise, the user application programs the trap vector with the address of a service routine that corrects the trap condition.

The PIC24H has five implemented sources of non-maskable traps:

- Oscillator Failure Trap
- Stack Error Trap
- Address Error Trap
- Math Error Trap
- DMAC Error Trap

For many of the trap conditions, the instruction that caused the trap is allowed to complete before exception processing begins. Therefore, the user application may have to correct the action of the instruction that caused the trap.

Each trap source has a fixed priority as defined by its position in the IVT. An oscillator failure trap has the highest priority, while a DMA Controller (DMAC) error trap has the lowest priority (refer to Figure 32-1). In addition, trap sources are classified into two distinct categories: Soft Traps and Hard Traps.

32.2.1 Soft Traps

The DMAC error trap (priority level 10), math error trap (priority level 11) and stack error trap (priority level 12) are categorized as soft trap sources. Soft traps can be treated like non-maskable sources of interrupt that adhere to the priority assigned by their position in the IVT. Soft traps are processed like interrupts and require two cycles to be sampled and acknowledged prior to exception processing. Therefore, additional instructions may be executed before a soft trap is acknowledged.

32.2.1.1 STACK ERROR TRAP (SOFT TRAP, LEVEL 12)

The stack is initialized to 0x0800 during a Reset. A stack error trap is generated if the stack pointer address is less than 0x0800.

A Stack Limit (SPLIM) register associated with the stack pointer is uninitialized at Reset. The stack overflow check is not enabled until a word is written to the SPLIM register.

All Effective Addresses (EAs) generated using W15 as a source or destination pointer are compared against the value in the SPLIM register. If the EA is greater than the contents of the SPLIM register, a stack error trap generates. In addition, a stack error trap is generated if the EA calculation wraps over the end of data space (0xFFF).

A stack error can be detected in software by polling the Stack Error Trap (STKERR) status bit (INTCON1<2>). To avoid re-entering the Trap Service Routine (TSR), the STKERR status flag must be cleared (in software) before the program returns from the trap (with a RETFIE instruction).

32.2.1.2 MATH ERROR TRAP (SOFT TRAP, LEVEL 11)

A math error trap is generated by divide-by-zero events. Divide-by-Zero traps cannot be disabled. The divide-by-zero check is performed during the first iteration of the REPEAT loop that executes the divide instruction. The Divide-by-Zero (DIV0ERR) bit (INTCON1<6>) and the Math Error (MATHERR) bit (INTCON1<4>) is set when this trap is detected.

A math error trap can be detected in software by polling the Math Error Status (MATHERR) bit. To avoid re-entering the Trap Service Routine, the MATHERR status flag must be cleared (in software) before the program returns from the trap (with a RETFIE instruction). Before the MATHERR status bit can be cleared, all conditions (the Divide-by-Zero condition) that caused the trap to occur must also be cleared.

32.2.1.3 DMAC ERROR TRAP (SOFT TRAP, LEVEL 10)

A DMAC error trap occurs with these conditions:

- RAM write collision
- · DMA-ready peripheral RAM write collision

Write collision errors are a serious enough threat to system integrity to warrant a non-maskable CPU trap event. If Both the CPU and a DMA channel attempt to write to a target address, the CPU is given priority and the DMA write is ignored. In this case, a DMAC error trap is generated and the DMAC Error Status (DMACERR) bit (INTCON1<5>) is set.

32.2.2 Hard Traps

Hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

Like soft traps, hard traps are non-maskable sources of interrupt. The difference between hard traps and soft traps is that hard traps force the CPU to stop code execution after the instruction causing the trap to complete. Normal program execution flow does not resume until the trap is acknowledged and processed.

32.2.2.1 TRAP PRIORITY AND HARD TRAP CONFLICTS

If a higher priority trap occurs while any lower priority trap is in progress, processing of the lower priority trap is suspended. The higher priority trap is acknowledged and processed. The lower priority trap remains pending until processing of the higher priority trap completes.

Each hard trap that occurs must be acknowledged before code execution of any type can continue. If a lower priority hard trap occurs while a higher priority trap is pending, acknowledged or is being processed, a hard trap conflict occurs because the lower priority trap cannot be acknowledged until processing for the higher priority trap completes.

The device is automatically Reset in a hard trap conflict condition. The Trap Reset Flag (TRAPR) status bit in the Reset Control Register (RCON<15> in the Reset module) is set when the Reset occurs so that the condition can be detected in software.

32.2.2.2 OSCILLATOR FAILURE TRAP (HARD TRAP, LEVEL 14)

An oscillator failure trap event is generated for any of these reasons:

- The Fail-Safe Clock Monitor (FSCM) is enabled and has detected a loss of the system clock source
- A loss of PLL lock has been detected during normal operation using the PLL
- The FSCM is enabled and the PLL fails to achieve lock at a Power-on Reset (POR)

An oscillator failure trap event can be detected in software by polling the Oscillator Failure Trap (OSCFAIL) status bit (INTCON1<1>) or the Clock Fail (CF) status bit (OSCCON<3> in the Oscillator module). To avoid re-entering the Trap Service Routine, the OSCFAIL status flag must be cleared (in software) before the program returns from the trap (with a RETFIE instruction).

For more information about the Fail-Safe Clock Monitor, refer to the **Section 7 "Oscillator"** and **Section 25 "Device Configuration"**. For the latest documentation, refer to the Microchip web site at www.microchip.com.

32.2.2.3 ADDRESS ERROR TRAP (HARD TRAP, LEVEL 13)

Operating conditions that can generate an address error trap include:

- A misaligned data word fetch is attempted. This condition occurs when an instruction performs a word access with the Least Significant bit (LSb) of the effective address set to '1'. The PIC24H CPU requires all word accesses to be aligned to an even address boundary
- A bit manipulation instruction uses the Indirect Addressing mode with the LSb of the effective address set to '1'
- A data fetch is attempted from unimplemented data address space
- Execution of a BRA #literal instruction or a GOTO #literal instruction, where literal is an unimplemented program memory address
- Execution of instructions after the Program Counter has been modified to point to unimplemented program memory addresses. The Program Counter can be modified by loading a value into the stack and executing a RETURN instruction

When an address error trap occurs, data space writes are inhibited so that data is not destroyed.

An address error can be detected in software by polling the ADDRERR status bit (INTCON1<3>). To avoid re-entering the Trap Service Routine, the ADDRERR status flag must be cleared (in software) before the program returns from the trap (with a RETFIE instruction).

32.2.3 Disable Interrupts Instruction

The DISI (disable interrupts) instruction can disable interrupts for up to 16384 instruction cycles. This instruction is useful for executing time critical code segments.

The DISI instruction only disables interrupts with priority levels 1-6. Priority level 7 interrupts and all trap events can still interrupt the CPU when the DISI instruction is active.

The DISI instruction works in conjunction with the Disable Interrupts Count (DISICNT) register in the CPU. When the DISICNT register is non-zero, priority level 1-6 interrupts are disabled. The DISICNT register is decremented on each subsequent instruction cycle. When the DISICNT register counts down to zero, priority level 1-6 interrupts are re-enabled. The value specified in the DISI instruction includes all cycles due to PSV accesses, instruction stalls, etc.

The DISICNT register is both readable and writable. The user application can terminate the effect of a previous DISI instruction early by clearing the DISICNT register. The time that interrupts are disabled can also be increased by writing to, or adding to, the DISICNT register.

If the DISICNT register is zero, interrupts cannot be disabled by simply writing a non-zero value to the register. Interrupts must first be disabled by using the DISI instruction. Once the DISI instruction has executed and DISICNT holds a non-zero value, the application can extend the interrupt disable time by modifying the contents of DISICNT.

Note: Software modification of the DISICNT register is not recommended.

The DISI Instruction (DISI) status bit (INTCON2<14>) is set whenever interrupts are disabled as a result of the DISI instruction.

Note: The DISI instruction can be used to quickly disable all user interrupt sources if no source is assigned to CPU priority level 7.

32.2.4 Interrupt Operation

All interrupt event flags are sampled during each instruction cycle. A pending Interrupt Request (IRQ) is indicated by the flag bit = 1 in an IFSx register. The IRQ causes an interrupt if the corresponding bit in the Interrupt Enable (IECx) registers is set. For the rest of the instruction cycle in which the IRQ is sampled, the priorities of all pending interrupt requests are evaluated.

No instruction is aborted when the CPU responds to the IRQ. The instruction in progress when the IRQ is sampled is completed before the Interrupt Service Routine (ISR) is executed.


If the IPL<2:0> status bits (SR<7:5>) display a pending IRQ with a user-assigned priority level greater than the current processor level, an interrupt is presented to the processor. The processor then saves the following information on the software stack:

- Current PC value
- · Low byte of the Processor Status register (SRL)
- IPL3 status bit (CORCON<3>)

These three values allow the return Program Counter address value, MCU status bits and the current processor priority level to automatically save.

After this information saves on the stack, the CPU writes the priority level of the pending interrupt into the IPL<2:0> bit locations. This action disables all interrupts of lower or equal priority until the ISR is terminated using the RETFIE instruction.





32.2.4.1 RETURN FROM INTERRUPT

The RETFIE (Return from Interrupt) instruction unstacks the PC return address, IPL3 status bit and SRL register to return the processor to the state and priority level that existed before the interrupt sequence.

32.2.4.2 INTERRUPT NESTING

Interrupts are nestable by default. Any ISR in progress can be interrupted by another source of interrupt with a higher user-assigned priority level. Interrupt nesting can be disabled by setting the Interrupt Nesting Disable (NSTDIS) control bit (INTCON1<15>). When the NSTDIS control bit is set, all interrupts in progress force the CPU priority to level 7 by setting IPL<2:0> = 111. This action effectively masks all other sources of interrupt until a RETFIE instruction executes. When interrupt nesting is disabled, the user-assigned interrupt priority levels have no effect except to resolve conflicts between simultaneous pending interrupts.

The IPL<2:0> bits (SR<7:5>) become read-only when interrupt nesting is disabled. This prevents the user software from setting IPL<2:0> to a lower value, which would effectively re-enable interrupt nesting.

32.2.5 Wake-Up from Sleep and Idle

Any source of interrupt that is individually enabled, using its corresponding control bit in the IECx registers, can wake-up the processor from Sleep or Idle mode. When the interrupt status flag for a source is set and the interrupt source is enabled by the corresponding bit in the IEC Control registers, a wake-up signal is sent to the PIC24H CPU. When the device wakes from Sleep or Idle mode, one of two actions occur:

- If the interrupt priority level for that source is greater than the current CPU priority level, the processor processes the interrupt and branches to the ISR for the interrupt source
- If the user-assigned interrupt priority level for the source is lower than, or equal to, the current CPU priority level, the processor continues execution, starting with the instruction immediately following the PWRSAV instruction that previously put the CPU in Sleep or Idle mode
 - **Note:** User interrupt sources assigned to CPU priority level 0 cannot wake the CPU from Sleep or Idle mode, because the interrupt source is effectively disabled. To use an interrupt as a wake-up source, the program must assign the CPU priority level for the interrupt to level 1 or greater.

32.2.6 Analog-to-Digital Converter (ADC) External Conversion Request

The INT0 external interrupt request pin is shared with the ADC as an external conversion request signal. The INT0 interrupt source has programmable edge polarity, which is also available to the ADC external conversion request feature.

32.2.7 External Interrupt Support

The PIC24H supports up to five external interrupt pin sources (INT0-INT4). Each external interrupt pin has edge detection circuitry to detect the interrupt event. The INTCON2 register has five control bits (INT0EP-INT4EP) that select the polarity of the edge detection circuitry. Each external interrupt pin can be programmed to interrupt the CPU on a rising edge or falling edge event. For further details, refer to Register 32-4.


32.3 INTERRUPT PROCESSING TIMING

32.3.1 Interrupt Latency for One-Cycle Instructions

Figure 32-3 shows the sequence of events when a peripheral interrupt is asserted during a one-cycle instruction. The interrupt process takes four instruction cycles. Each cycle in the figure is numbered for reference.

The interrupt flag status bit is set during the instruction cycle after the peripheral interrupt occurs. The current instruction completes during this instruction cycle. In the second instruction cycle after the interrupt event, the contents of the PC and Lower Byte Status (SRL) registers are saved into a temporary buffer register. The second cycle of the interrupt process is executed as a NOP to maintain consistency with the sequence taken during a two-cycle instruction (refer to **Section 32.3.2 "Interrupt Latency for Two-Cycle Instructions"**). In the third cycle, the PC is loaded with the vector table address for the interrupt source and the starting address of the ISR is fetched. In the fourth cycle, the PC is loaded with the ISR address. The fourth cycle is executed as a NOP while the first instruction in the ISR is fetched.







32.3.2 Interrupt Latency for Two-Cycle Instructions


The interrupt latency during a two-cycle instruction is the same as during a one-cycle instruction. The first and second cycle of the interrupt process allow the two-cycle instruction to complete execution. The timing diagram in Figure 32-4 shows the peripheral interrupt event occurring in the instruction cycle prior to execution of the two-cycle instruction.

Figure 32-5 shows the timing when a peripheral interrupt coincides with the first cycle of a two-cycle instruction. In this case, the interrupt process completes as if for a one-cycle instruction (refer to Section 32.3.1 "Interrupt Latency for One-Cycle Instructions").










32.3.3 Returning from Interrupt

To return from an interrupt, the program must call the RETFIE instruction.

During the first two cycles of a RETFIE instruction, the contents of the PC and the SRL register are popped from the stack. The third instruction cycle fetches the instruction addressed by the updated program counter. This cycle executes as a NOP instruction. On the fourth cycle, program execution resumes at the point where the interrupt occurred.





32.3.4 Special Conditions for Interrupt Latency

The PIC24H allows the current instruction to complete when a peripheral interrupt source becomes pending. The interrupt latency is the same for both one- and two-cycle instructions. However, certain conditions can increase interrupt latency by one cycle, depending on when the interrupt occurs. If a fixed latency is critical to the application, you should avoid these conditions:

- Executing a MOV.D instruction that uses PSV to access a value in program memory space
- Appending an instruction stall cycle to any two-cycle instruction
- Appending an instruction stall cycle to any one-cycle instruction that performs a PSV access
- A bit test and skip instruction (BTSC, BTSS) that uses PSV to access a value in the program memory space

32.4 INTERRUPT CONTROL AND STATUS REGISTERS

These are associated with the interrupt controller:

INTCON1, INTCON2 Registers

- These two registers control global interrupt functions:
- INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources.
- INTCON2 controls external interrupt request signal behavior and use of the alternate vector table.

IFSx: Interrupt Flag Status Registers

All interrupt request flags are maintained in the IFSx registers, where 'x' denotes the register number. Each source of interrupt has a status bit, set by the respective peripherals or external signal and cleared by software.

IECx: Interrupt Enable Control Registers

All Interrupt Enable Control bits are maintained in the IECx registers, where 'x' denotes the register number. These control bits are used to individually enable interrupts from the peripherals or external signals.

PIPCx: Interrupt Priority Control Registers

Each user interrupt source can be assigned to one of eight priority levels. The IPC registers set the interrupt priority level for each source of interrupt.

SR: CPU Status Register

The SR is not specifically part of the interrupt controller hardware, but it contains the IPL<2:0> status bits (SR<7:5>) that indicate the current CPU priority level. The user application can change the current CPU priority level by writing to the IPL bits.

CORCON: Core Control Register

The CORCON register is not specifically part of the interrupt controller hardware, but it contains the IPL3 status bit, which indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

Each register is described in detail in the following sections.

Note: The total number and type of interrupt sources depend on the device variant. For further details, refer to the specific device data sheet.

32.4.1 Assignment of Interrupts to Control Registers

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 32-1. For example, the INT0 (External Interrupt 0) source has vector number and natural order priority 0. Thus, the External Interrupt 0 Flag Status (INT0IF) bit is found in IFS0<0>. The INT0 interrupt uses bit 0 of the IEC0 register as its Enable bit. The IPC0<2:0> bits assign the interrupt priority level for the INT0 interrupt.

J		J	- /				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0>		RA	N	OV	Z	С
bit 7							bit C

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(1,2) 111 = CPU interrupt priority level is 7 (15). User interrupts disabled 110 = CPU interrupt priority level is 6 (14) 101 = CPU interrupt priority level is 5 (13) 100 = CPU interrupt priority level is 4 (12) 011 = CPU interrupt priority level is 3 (11) 010 = CPU interrupt priority level is 2 (10) 001 = CPU interrupt priority level is 1 (9) 000 = CPU interrupt priority level is 0 (8)
	 Note 1: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU interrupt priority level. The value in parentheses indicates the IPL if IPL<3> = 1. 2: The IPL<2:0> status bits are read only when NSTDIS = 1 (INTCON1<15>).
bit 4-0	Not used by the Interrupt Controller
	(Refer to the " <i>dsPIC30F/33F Programmer's Reference Manual</i> " (DS70157) for descriptions of SR bits.)

-			•					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_			—	_	_	—		
bit 15						bit 8		
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0	
	—	—	—	IPL3	PSV	—	—	
bit 7					bit 0			
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set	1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-4	Unimplemented: Read as '0'							
bit 3	IPL3: CPU Interrupt Priority Level Status bit 3							
	 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less 							
	Note: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU int priority level.				CPU interrupt			
bit 2	Not used by the Interrupt Controller							
	(Refer to the CORCON bi		= Programmer	's Reference I	Manual" (DS7015	57), for descrip	tions of	
bit 1-0	Unimplemented: Read as '0'							

Register 32-2: CORCON: Core Control Register

Register 32-3:	INTCON1:	Interrupt Cont	rol Register 1				
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
NSTDIS	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
_	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 14-7 bit 6	 0 = Interrupt nesting is enabled Unimplemented: Read as '0' DIVOERR: Divide-by-Zero Error Status bit 1 = Divide-by-Zero Error Trap has occurred 0 = Divide-by-Zero Error Trap has not occurred 						
bit 5	DMACERR: DMAC Error Status bit 1 = DMAC trap has occurred 0 = DMAC trap has not occurred						
bit 4	MATHERR: Math Error Status bit 1 = Math Error Trap has occurred 0 = Math Error Trap has not occurred						
bit 3	ADDRERR: Address Error Trap Status bit 1 = Address error trap has occurred 0 = Address error trap has not occurred						
bit 2	1 = Stack err	ack Error Trap for trap has occ for trap has not	urred				
bit 1	1 = Oscillato	scillator Failure r failure trap ha r failure trap ha	s occurred				
bit 0	Unimplemer	nted: Read as	ʻ0'				

Register 32-3: INTCON1: Interrupt Control Register 1

Register 32-4:	INTCONZ. I	interrupt Con	trol Register 2	2			
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI	—	—	—	_	—	_
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INT4EP	INT3EP	INT2EP	INT1EP	INT0EP
bit 7							bit 0
Legend:							
R = Readable b	sit	W = Writable	hit	= Inimpler	mented bit, read	as '0'	
-n = Value at P('1' = Bit is se		'0' = Bit is cle		x = Bit is unknown	
		1 - Dit 13 30	ι	0 - Dit 13 Cic	arcu		IOWIT
bit 15 bit 14	ALTIVT: Enable Alternate Interrupt Vector Table bit 1 = Use alternate vector table 0 = Use standard (default) vector table DISI: DISI Instruction Status bit 1 = DISI instruction is active 0 = DISI is not active						
bit 13-5	Unimplemen	ted: Read as	' 0 '				
bit 4	INT4EP: External Interrupt #4 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge						
bit 3	INT3EP: External Interrupt #3 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge						
bit 2	INT2EP: External Interrupt #2 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge						
bit 1	INT1EP: External Interrupt #1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge						
bit 0	INTOEP: Extended 1 = Interrupt	•	#0 Edge Deteo dge	ct Polarity Sele	ct bit		

Register 32-4: INTCON2: Interrupt Control Register 2

Register 32-5:	IFS0: Interr	rupt Flag Stat	us Register 0				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF
bit 15		·					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IF	OC2IF	IC2IF	DMA01IF	T1IF	OC1IF	IC1IF	INT0IF
bit 7		•	•			• 	bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at F	OR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	Unimplemen	ted: Read as	'O'				
bit 14	-			complete Interr	upt Flag Status	s bit	
		request has or					
		request has no					
bit 13			Complete Interr	rupt Flag Statu	s bit		
		request has or request has no					
bit 12	U1TXIF: UAF	RT1 Transmitte	r Interrupt Flag	g Status bit			
		request has or					
1.11.44	-	request has no					
bit 11			Interrupt Flag S	Status bit			
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 						
bit 10	SPI1IF: SPI1	Event Interrup	ot Flag Status b	bit			
		request has or					
bit 9	•	request has no	pt Flag Status	hit			
bit 3	1 = Interrupt	request has or request has no	curred	bit			
bit 8		Interrupt Flag					
	1 = Interrupt	request has or request has no	curred				
bit 7	T2IF: Timer2	Interrupt Flag	Status bit				
		request has or request has no					
bit 6	-	-	hannel 2 Interri	upt Flag Status	s bit		
	1 = Interrupt	request has or	curred				
bit 5	-	request has no		-lag Status hit			
bit 5	IC2IF: Input Capture Channel 2 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred						
bit 4	•	•		Complete Inte	rrupt Flag Statu	ıs bit	
	1 = Interrupt	request has or request has no	curred				
bit 3	-	Interrupt Flag					
	1 = Interrupt	request has or	curred				
	0 = Interrupt	request has no	ot occurred				

Register 32-5:	IFS0: Interrupt Flag Status Register 0
----------------	--

Register 32-5: IF SU: Interrupt Flag Status Register U (Continued)	Register 32-5:	IFS0: Interrupt Flag Status Register 0 (Continued)
--	----------------	--

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 0	INT0IF: External Interrupt 0 Flag Status bit
	1 = Interrupt request has occurred

0 = Interrupt request has not occurred

U2TXIF U2RXIF INT2IF T6IF T4IF OC4IF OC3IF bit 15 RW-0 RW-0 U-0 RW-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 IC8IF IC7IF - INT1IF CNIF CMIF MI2C1IF bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unit bit 15 U2TXIF: UART2 Transmitter Interrupt Flag Status bit 1 = Interrupt request has cocurred 0 = Interrupt request has not occurred bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 13 INT2IF: External Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 11 Taffe: Timer5 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 11 Taffe: Timer4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 10 OC4IF: Output Compare Channel 1 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 8 DMA2IF: DMA Channel 2 Data Tra	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF			
ICBIF IC7IF INT1IF CNIF CMIF MI2C1IF bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is universe bit 15 U2TXIF: UART2 Transmitter Interrupt Flag Status bit 1 = Interrupt request has cocurred o = Interrupt request has not occurred bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has not occurred o = Interrupt request has not occurred bit 13 INT2IF: External Interrupt Flag Status bit 1 = Interrupt request has not occurred o = Interrupt request has not occurred bit 12 T5IF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred bit 7 ICBIF: Input Capture Channel 8 Interrupt Flag Status bit	. 15		•					bit 8			
ICBIF IC7IF INT1IF CNIF CMIF MI2C1IF bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is universe bit 15 U2TXIF: UART2 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Bit is cleared x = Bit is universe bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 13 INT2IF: External Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 12 T5IF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = I											
bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unit bit 15 U2TXIF: UART2 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has occurred bit 13 INT2F: External Interrupt 2 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 12 TSIF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 11 T4IF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 8 DMA2IE: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt r			U-0	-	-		-	R/W-0			
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is universe bit 15 U2TXIF: UART2 Transmitter Interrupt Flag Status bit 1 = Interrupt request has cocurred bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 13 INT2IF: External Interrupt Flag Status bit 1 = Interrupt request has cocurred bit 13 INT2IF: External Interrupt Flag Status bit 1 = Interrupt request has cocurred bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has cocurred bit 15 TBIF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has cocurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has cocurred bit 10 OC4IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has cocurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has cocurred bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has cocurr		IC7IF	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is universe bit 15 UZTXIF: UART2 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 14 UZRXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 14 UZRXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 13 INTZIF: External Interrupt 2 Flag Status bit 1 = Interrupt request has occurred bit 13 INTZIF: External Interrupt Flag Status bit 1 = Interrupt request has occurred bit 12 TSIF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred bit 7 IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interru	.7							bit 0			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is universe bit 15 U2TXIF: UART2 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 13 INTZIF: External Interrupt 2 Flag Status bit 1 = Interrupt request has not occurred bit 13 INTZIF: External Interrupt 2 Flag Status bit 1 = Interrupt request has not occurred bit 12 TSIF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 8 DMA2IF: DMA Channel 2 Dta Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 7 IC8IF: Input Capture Channel 8 Interrupt Flag Status b	aend:										
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is universed bit 15 U2TXIF: UART2 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 13 INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has not occurred bit 12 T6IF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 7 ICBIF: Input Capture Channel 3 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 7 ICBIF: Input Capture Channel 3 Interrupt Flag Status bit 1 = Interrupt request has	-		W = Writable	bit	U = Unimple	mented bit, read	d as '0'				
bit 15 U2TXIF: UART2 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 13 INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 12 TSIF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Int					•		x = Bit is unkr	nown			
1 = Interrupt request has not occurred bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 13 INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has not occurred bit 13 INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has not occurred bit 12 T5IF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 8 DMA2IF: DMA Channel 2 Da											
0 = Interrupt request has not occurred bit 14 U2RXIF: UART2. Receiver Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 13 INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has not occurred bit 12 TSIF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 12 TSIF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 10 C64IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 9 CG3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 7 ICBIF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interr	: 15 U	2TXIF: UAR	T2 Transmitter	Interrupt Flag	g Status bit						
bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit 1 = Interrupt request has occurred bit 13 INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has not occurred bit 13 INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has not occurred bit 12 TSIF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 TalF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 TalF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 11 TalF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred											
1 = Interrupt request has occurred bit 13 INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has occurred o = Interrupt request has occurred bit 12 T5IF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has occurred o = Interrupt request has occurred bit 12 T5IF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has occurred o = Interrupt request has occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has occurred o = Interrupt request has occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred o = Interrupt request has occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred bit 7 IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 6 IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred </td <td></td> <td>•</td> <td>•</td> <td></td> <td>N-4</td> <td></td> <td></td> <td></td>		•	•		N-4						
0 = Interrupt request has not occurred bit 13 INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 12 TSIF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 11 TAIF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 11 TAIF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 7 ICBIF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 6 ICT/FF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 4 INTTIF: External					Status dit						
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 12 TSIF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 6 IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt											
0 = Interrupt request has not occurredbit 12TSIF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurredbit 11T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has occurred 	: 13 🛛 🛚	NT2IF: Exter	nal Interrupt 2	Flag Status bi	it						
bit 12 T5IF: Timer5 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has not occurred <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>											
1 = Interrupt request has occurred 0 = Interrupt request has not occurredbit 11T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurredbit 10OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurredbit 9OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurredbit 8DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occ											
0 = Interrupt request has not occurred bit 11 T4IF: Timer4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 6 IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 5 Unimplemented: Read as '0' bit 4 INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 4 INT1IF: External Interrupt 1 Flag Status bit <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>											
1 = Interrupt request has occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 7 IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 5 Unimplemented: Read as '0' bit 4 INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred											
0 = Interrupt request has not occurred bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 9 OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred bit 6 IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 Unimplemented: Read as '0' bit 4 INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 4 INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred <td>: 11 T</td> <td colspan="10"></td>	: 11 T										
1 = Interrupt request has occurred0 = Interrupt request has not occurredbit 9OC3IF: Output Compare Channel 3 Interrupt Flag Status bit1 = Interrupt request has occurred0 = Interrupt request has not occurredbit 8DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit1 = Interrupt request has occurred0 = Interrupt request has not occurredbit 7IC8IF: Input Capture Channel 8 Interrupt Flag Status bit1 = Interrupt request has occurred0 = Interrupt request has not occurredbit 6IC7IF: Input Capture Channel 7 Interrupt Flag Status bit1 = Interrupt request has occurredbit 5Unimplemented: Read as '0'bit 4INT1IF: External Interrupt 1 Flag Status bit1 = Interrupt request has occurredo = Interrupt request has not occurredbit 4INT1IF: equest has occurredbit 5Unimplemented: Read as '0'bit 4INT1IF: external Interrupt 1 Flag Status bit1 = Interrupt request has occurred0 = Interrupt request has occurred0 = Interrupt request has not occurred											
0 = Interrupt request has not occurredbit 9OC3IF: Output Compare Channel 3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurredbit 8DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurredbit 7IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurredbit 6IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurredbit 5Unimplemented: Read as '0'bit 4INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has not occurred 0 = Interrupt request has not occurred	: 10 O	C4IF: Outpu	ut Compare Ch	annel 4 Interr	upt Flag Status	s bit					
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has occurred bit 6 IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has not occurred bit 6 IC7IF: Request has not occurred bit 7 Unimplemented: Read as '0' bit 4 INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 o = Interrupt request has not occurred											
0 = Interrupt request has not occurredbit 8DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit1 = Interrupt request has occurred0 = Interrupt request has not occurredbit 7IC8IF: Input Capture Channel 8 Interrupt Flag Status bit1 = Interrupt request has occurred0 = Interrupt request has occurred0 = Interrupt request has not occurredbit 6IC7IF: Input Capture Channel 7 Interrupt Flag Status bit1 = Interrupt request has occurred0 = Interrupt request has occurred0 = Interrupt request has not occurredbit 5Unimplemented: Read as '0'bit 4INT1IF: External Interrupt 1 Flag Status bit1 = Interrupt request has occurred0 = Interrupt request has occurred0 = Interrupt request has not occurred	i 9 O	C3IF: Outpu	ut Compare Ch	annel 3 Interr	upt Flag Status	s bit					
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 7 IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 Unimplemented: Read as '0' bit 4 INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred											
0 = Interrupt request has not occurred bit 7 IC8IF: Input Capture Channel 8 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred bit 5 Unimplemented: Read as '0' bit 4 INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred	(8 D	MA2IF: DM	A Channel 2 Da	ata Transfer C	Complete Interi	rupt Flag Status	bit				
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 6 IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 Unimplemented: Read as '0' bit 4 INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has not occurred 0 = Interrupt request has occurred											
0 = Interrupt request has not occurred bit 6 IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 Unimplemented: Read as '0' bit 4 INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred 0 = Interrupt request has occurred	: 7 IC										
bit 6 IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 Unimplemented: Read as '0' bit 4 INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 0 = Interrupt request has not occurred 0		•	•								
1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 5 Unimplemented: Read as '0' bit 4 INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred		•	•		Flag Status bit						
bit 5 Unimplemented: Read as '0' bit 4 INT1IF: External Interrupt 1 Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred	1	= Interrupt r	equest has occ	curred							
1 = Interrupt request has occurred0 = Interrupt request has not occurred		-	-								
0 = Interrupt request has not occurred	t 4 🛛 🛚	NT1IF: Exter	nal Interrupt 1	Flag Status bi	it						
bit 3 CNIF: Input Change Notification Interrupt Flag Status bit		-	-								
1 - Interrupt request has accurred		-	-	-	⊢lag Status bit	t					
 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 											

Register 32-6:	IFS1: Interrupt Flag Status Register 1 (Con	ntinued)
----------------	---	----------

bit 2	CMIF: Comparator Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

							11.0				
U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
	DMA4IF	PMPIF	—	_			<u> </u>				
bit 15							bit				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	_		DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF				
bit 7	·	•	÷	•	÷		bit				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unki	nown				
bit 15	Unimplemen	nted: Read as	ʻ0'								
bit 14	DMA4IF: DM	IA Channel 4 E	oata Transfer C	Complete Interr	rupt Flag Status	bit					
		1 = Interrupt request has occurred									
	-	request has no									
bit 13	PMPIF: Parallel Master Port Interrupt Flag Status bit 1 = Interrupt request has occurred										
		request has oc request has no									
bit 12-5	•	•									
bit 4	-	Unimplemented: Read as '0' DMA3IF: DMA Channel 3 Data Transfer Complete Interrupt Flag Status bit									
DIL 4	1 = Interrupt request has occurred										
	0 = Interrupt request has occurred										
bit 3	C1IF: ECAN1 Event Interrupt Flag Status bit										
	1 = Interrupt	request has oc	curred								
	0 = Interrupt	request has no	ot occurred								
bit 2	C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit										
		 I = Interrupt request has occurred Interrupt request has not occurred 									
bit 0	•	•		hit							
	SPI2EIF: SPI2 Error Interrupt Flag Status bit										
	1 = Interrupt	request has oc		bit							

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	RTCIF	DMA5IF	—	—	—		—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			nown

Register 32-8: IFS3: Interrupt Flag Status Register 3

bit 15	Unimplemented: Read as '0'
bit 14	RTCIF: Real-Time Clock/Calendar Interrupt Flag Status bit
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 13	DMA5IF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

bit 12-0 Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	-	—	_	—	—	—	—				
bit 15		• •					bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
—	C1TXIF	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF	—				
bit 7							bit (
L egend: R = Readab		W = Writable	L:4		a a meta al la ita ma a a						
				•	nented bit, read						
-n = Value a	TPOR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own				
bit 15-7	Unimplomor	nted: Read as '	0,								
bit 6	-	AN1 Transmit D		atorrupt Elog St	tatua hit						
				iterrupt Flag Si							
	 I = Interrupt request has occurred Interrupt request has not occurred 										
bit 5	•	DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit									
		request has oc		-							
	0 = Interrupt	request has no	t occurred								
bit 4	DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
	•	•									
bit 3		Generator Inter request has oc		tus bit							
	•	•									
bit 2	 0 = Interrupt request has not occurred U2EIF: UART2 Error Interrupt Flag Status bit 										
	1 = Interrupt request has occurred										
		request has no									
bit 1	U1EIF: UAR	T1 Error Interru	pt Flag Status	bit							
		request has oc									
	•	request has no									
bit 0	Unimplemer	nted: Read as '	0'								

Register 32-9: IFS4: Interrupt Flag Status Register 4

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE			
bit 7	OOZIL	ICZIL	DWAUL	111	OCHE	IGHE	bit (
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15	Unimplemen	ted: Read as	ʻ0'							
bit 14	-			Complete Interr	upt Enable bit					
	1 = Interrupt	request enable request not en	ed	- F						
bit 13		•		rupt Enable bit						
		request enable request not en								
bit 12	U1TXIE: UART1 Transmitter Interrupt Enable bit									
	•	request enable request not en								
bit 11	U1RXIE: UART1 Receiver Interrupt Enable bit									
		request enable request not en								
bit 10	SPI1IE: SPI1 Event Interrupt Enable bit									
		request enable request not en								
bit 9	SPI1EIE: SPI1 Error Interrupt Enable bit									
		request enable request not en								
bit 8	T3IE: Timer3 Interrupt Enable bit									
	•	request enable request not en								
bit 7	T2IE: Timer2 Interrupt Enable bit									
		request enable request not en								
bit 6	 0 = Interrupt request not enabled OC2IE: Output Compare Channel 2 Interrupt Enable bit 									
	1 = Interrupt	request enable request not en	ed							
bit 5	•	•	nel 2 Interrupt E	Enable bit						
	1 = Interrupt	request enable request not en	ed							
bit 4	-	-		Complete Interr	upt Enable bit					
		request enable request not en								
bit 3	-	Interrupt Enat								
	1 = Interrupt	-								

Register 32-10: IEC0: Interrupt Enable Control Register 0

Register 32-10: IEC0: Interrupt Enable Control Register 0 (Continued)

- bit 2
 OC1IE: Output Compare Channel 1 Interrupt Enable bit

 1 = Interrupt request enabled
 0 = Interrupt request not enabled

 bit 1
 IC1IE: Input Capture Channel 1 Interrupt Enable bit

 1 = Interrupt request enabled
 0 = Interrupt request enabled

 bit 0
 INTOIE: External Interrupt 0 Enable bit

 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-C	R/W-0	R/W-0				
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE				
bit 15							bit 8				
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IC8IE	IC7IE	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE				
bit 7							bit C				
Lonordi											
Legend: R = Readable	- hit	\// = \//ritabla	hit	II – Unimplo	montod bit roos						
-n = Value at		W = Writable '1' = Bit is se		0 – Onimple 0' = Bit is cle	mented bit, read	x = Bit is unki	00000				
	FOR		L		ealeu		IOWII				
bit 15	U2TXIE: UAI	RT2 Transmitte	er Interrupt En	able bit							
		request enable	•								
		request not er									
bit 14	U2RXIE: UA	RT2 Receiver	Interrupt Enab	le bit							
		request enable									
h# 40	•	request not er									
bit 13	INT2IE: External Interrupt 2 Enable bit 1 = Interrupt request enabled										
	•	request not er									
bit 12	T5IE: Timer5 Interrupt Enable bit										
		request enable									
	0 = Interrupt request not enabled										
bit 11	T4IE: Timer4 Interrupt Enable bit										
		request enable request not er									
bit 10				unt Enable bit							
	OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 9	OC3IE: Outp	OC3IE: Output Compare Channel 3 Interrupt Enable bit									
	1 = Interrupt request enabled 0 = Interrupt request not enabled										
hit Q	•	•		Complete Inter	rupt Enchla hit						
bit 8					rupt Enable bit						
	 Interrupt request has occurred Interrupt request has not occurred 										
bit 7	IC8IE: Input	Capture Chan	nel 8 Interrupt	Enable bit							
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 6	-	IC7IE: Input Capture Channel 7 Interrupt Enable bit									
	•	request has or request has no									
bit 5	-	nted: Read as									
bit 4	-	rnal Interrupt 1									
-		request enable									
	0 = Interrupt	request not er	abled								
bit 3		Change Notific		Enable bit							
		request enable									
		request not er	auleu								

Register 32-11: IEC1: Interrupt Enable Control Register 1

Register 32-11: IEC1: Interrupt Enable Control Register 1 (Continued)

- bit 2
 CMIE: Comparator Interrupt Enable bit

 1 = Interrupt request enabled
 0 = Interrupt request not enabled

 bit 1
 MI2C1IE: I2C1 Master Events Interrupt Enable bit

 1 = Interrupt request enabled
 0 = Interrupt request not enabled

 bit 0
 SI2C1IE: I2C1 Slave Events Interrupt Enable bit

 1 = Interrupt request enabled
 1 = Interrupt request not enabled
 - 0 = Interrupt request not enabled

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
—	DMA4IE	PMPIE		—	_	—	—				
bit 15							bit				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	_		DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE				
bit 7							bit (
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unk	nown				
bit 15	-	ted: Read as									
bit 14	DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit										
	1 = Interrupt request has occurred										
L:1 4 0	0 = Interrupt request has not occurred										
bit 13	PMPIE: Parallel Master Port Interrupt Enable bit 1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 12-5	Unimplemen	ted: Read as	ʻ0'								
bit 4	DMA3IE: DM	DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit									
	1 = Interrupt request has occurred										
	0 = Interrupt	0 = Interrupt request has not occurred									
bit 3	C1IE: ECAN	I Event Interru	pt Enable bit								
	1 = Interrupt request has occurred										
	•	request has no									
	C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit										
bit 2			•								
bit 2	1 = Interrupt	request has or	curred								
	1 = Interrupt 0 = Interrupt	request has or request has no	ccurred ot occurred								
bit 2 bit 1	1 = Interrupt 0 = Interrupt SPI2IE: SPI2	request has or request has no Event Interruj	ccurred ot occurred ot Enable bit								
	1 = Interrupt 0 = Interrupt SPI2IE: SPI2 1 = Interrupt	request has or request has no	ccurred ot occurred ot Enable bit ed								
	1 = Interrupt 0 = Interrupt SPI2IE: SPI2 1 = Interrupt 0 = Interrupt	request has or request has no Event Interrup request enable	ccurred of occurred of Enable bit ed abled								
bit 1	1 = Interrupt 0 = Interrupt SPI2IE: SPI2 1 = Interrupt 0 = Interrupt SPI2EIE: SP	request has or request has no Event Interrup request enable request not en	ccurred of occurred of Enable bit ed abled upt Enable bit								

Register 32-12: IEC2: Interrupt Enable Control Register 2

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
—	RTCIE	DMA5IE	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—		—	—	—	—	—		
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	Bit is cleared x = Bit is unknown			
bit 15	Unimplemer	nted: Read as '	0'					
bit 14	RTCIE: Real-	-Time Clock/Ca	alendar Interru	ot Enable bit				
	1 = Interrupt	request has oc	curred					

Register 32-13: IEC3: Interrupt Enable Control Register 3

Interrupt request has not occurred
A5IE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit
Interrupt request has occurred
Interrupt request has not occurred
implemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	_	_	_	—	—	—					
bit 15	·						bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
	C1TXIE	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	—				
bit 7							bit (
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'					
-n = Value a	it POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkn	nown				
bit 15-7	Unimplemer	ted: Read as	'0'								
bit 6		C1TXIE: ECAN1 Transmit Data Request Interrupt Enable bit									
		1 = Interrupt request has occurred									
L:4 C		0 = Interrupt request has not occurred									
bit 5		DMA7IE: DMA Channel 7 Data Transfer Complete Enable Status bit 1 = Interrupt request has occurred									
		0 = Interrupt request has occurred									
bit 4	•	•		Complete Enab	ole Status bit						
		1 = Interrupt request has occurred									
	0 = Interrupt	request has no	ot occurred								
bit 3		CRCIE: CRC Generator Interrupt Enable bit									
		request has or									
bit 2	•	 Interrupt request has not occurred U2EIE: UART2 Error Interrupt Enable bit 									
		request has or	•								
		request has no									
bit 1		T1 Error Interro									
	1 = Interrupt	request has o	curred								
	0 = Interrupt	request has no	ot occurred								

Register 32-14: IEC4: Interrupt Enable Control Register 4

Unimplemented: Read as '0'

bit 0

U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 - IC1IP<2:0> - INTOIP<2:0> bit Dit 7 - INTOIP<2:0> bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'	U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 - IC1IP<2:0> - INTOIP<2:0> bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 1 000 = Interrupt source is disabled bit 10-8 OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 1 000 = Interrupt is priority 7 (highest priority interrupt) - 001 = Interrupt is priority 1 000 = Interrupt is priority 7 001 = Interrupt is priority 1 000 = Interrupt is priority 1 001 = Interrupt is priority 7 (highest priority bits 111 = Interrupt is priority 7 (highest priority 1 011 = Interrupt is priority 7 (highest priority interrupt) - - - 011 = Interrupt is priority 7 (highest priority interrupt) - - - - - - - - - - - - -	_		T1IP<2:0>				OC1IP<2:0>					
- IC1IP<2:0> - INTOIP<2:0> bit 7 bit Clegend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 T1IP T1IP 001 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt is cligabled bit 10-8 OC1IP 2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 1 001 = Interrupt is priority 7 (highest priority bits 11	bit 15							bit				
- IC1IP<2:0> - INTOIP<2:0> bit 7 bit Clegend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 T1IP T1IP 001 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt is cligabled bit 10-8 OC1IP 2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 1 001 = Interrupt is priority 7 (highest priority bits 11												
bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 T1IP-2:0-: Timer1 Interrupt Priority bits 111 = Interrupt is priority 1 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' 011 = Interrupt is priority 7 (highest priority interrupt)	U-0	R/W-1		R/W-0	U-0	R/W-1		R/W-0				
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' .n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	_		IC1IP<2:0>		—		INT0IP<2:0>					
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	bit 7							bit				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	Legend:											
bit 15 Unimplemented: Read as '0' bit 14-12 T1IP<2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)		le bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'					
<pre>bit 14-12 T1IP-2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)</pre>	-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own				
<pre>bit 14-12 T1IP-2:0>: Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)</pre>												
<pre>111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' 001 = Interrupt is priority 7 (highest priority interrupt Priority bits 111 = Interrupt is priority 7 000 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 7 000 = Interrupt is priority 1 000 = Interrupt is priority 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 7 001 = Interrupt is priority 1 000 = Interrupt is priority 7 001 = Interrupt is priority 1 000 = Interrupt is priority 7 001 = Interrupt is priority 1 000 = Interrupt is priority 1 001 = Interrupt is priority 1 0</pre>	bit 15	Unimpleme	ented: Read as ')'								
 interrupt is priority 1 interrupt source is disabled interrupt source is disabled interrupt is priority 7 (highest priority interrupt) interrupt is priority 1 interrupt is priority 1 interrupt is priority 7 (highest priority priority bits interrupt is priority 1 interrupt is priority 7 (highest priority interrupt) interrupt is priority 1 interrupt is priority 7 (highest priority interrupt) interrupt is priority 1 interrupt is priority 7 (highest priority interrupt) interrupt is priority 7 (highest priority interrupt) interrupt is priority 1 interrupt is priority 7 (highest priority bits interrupt is priority 7 interrupt is priority 1 interrupt is priority 7 (highest priority pits interrupt is priority 7 (highest priority interrupt) interrupt is priority 7 (highest priority interrupt) interrupt is priority 7 (highest priority interrupt) 	bit 14-12											
000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) •		111 = Interrupt is priority 7 (highest priority interrupt)										
000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) •		•										
000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) •		•										
bit 11 Unimplemented: Read as '0' bit 10-8 OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)												
bit 10-8 OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	bit 11		-									
<pre>111 = Interrupt is priority 7 (highest priority interrupt) </pre>		•			1 Interrupt Drier	ity bito						
 i. <	DIL IU-0											
<pre>000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • • • • • • • •</pre>		•										
<pre>000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • • • • • • • •</pre>		•	•									
<pre>000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • • • • • • • •</pre>		• $0.01 = \text{Interrupt is priority 1}$										
bit 6-4 IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)												
<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>	bit 7	Unimpleme	ented: Read as ')'								
 . .	bit 6-4	IC1IP<2:0>	: Input Capture C	hannel 1 Int	errupt Priority b	its						
<pre>000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 INTOIP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)</pre>												
<pre>000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 INTOIP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)</pre>		•										
<pre>000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 INTOIP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)</pre>		•										
bit 3 Unimplemented: Read as '0' bit 2-0 INTOIP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • •												
bit 2-0 INTOIP<2:0>: External Interrupt 0 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • • • • • • • •												
<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>	bit 3	-										
• • • 001 = Interrupt is priority 1	bit 2-0											
		•	upt is priority 7 (I	iignest priori	ity interrupt)							
		•										
		•										
				abled								

. -~~

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		T2IP<2:0>		—		OC2IP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		IC2IP<2:0>		_		DMA0IP<2:0>					
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable t	oit	U = Unimplen	nented bit, read	d as '0'					
-n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unknown					
bit 15	-	nted: Read as '0									
bit 14-12		T2IP<2:0>: Timer2 Interrupt Priority bits									
	111 = Interr	111 = Interrupt is priority 7 (highest priority interrupt)									
	•										
	001 = Interrupt is priority 1										
	000 = Interr	upt source is disa	abled								
bit 11	Unimpleme	nted: Read as '0	,								
bit 10-8	OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	• 001 = Interrupt is priority 1										
	000 = Interrupt source is disabled										
		nted: Read as '0									
bit 7	-				ta						
bit 7 bit 6-4	IC2IP<2:0>: Input Capture Channel 2 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
bit 7 bit 6-4					15						
					IS						
					IS						
	111 = Interr • •	upt is priority 7 (h			IS						
	111 = Interr • • 001 = Interr	upt is priority 7 (h upt is priority 1	lighest priori		15						
bit 6-4	111 = Interr • • • • • • • • • • • • • • • • • •	upt is priority 7 (h upt is priority 1 upt source is disa	nighest priori abled		15						
bit 6-4 bit 3	111 = Interr • • • • • • • • • • • • • • • • • •	upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0	nighest priori abled	ty interrupt)		ity hits					
bit 6-4 bit 3	111 = Interr • • 001 = Interr 000 = Interr Unimpleme DMA0IP<2:	upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 0>: DMA Channe	abled '	ty interrupt)		ity bits					
bit 6-4 bit 3	111 = Interr • • 001 = Interr 000 = Interr Unimpleme DMA0IP<2:	upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0	abled '	ty interrupt)		ity bits					
bit 6-4 bit 3	111 = Interr • • 001 = Interr 000 = Interr Unimpleme DMA0IP<2:	upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 0>: DMA Channe	abled '	ty interrupt)		ity bits					
	111 = Interr 001 = Interr 000 = Interr Unimpleme DMA0IP<2: 111 = Interr	upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 0>: DMA Channe upt is priority 7 (h	abled '	ty interrupt)		ity bits					
bit 6-4 bit 3	111 = Interr 001 = Interr 000 = Interr Unimpleme DMA0IP<2: 111 = Interr	upt is priority 7 (h upt is priority 1 upt source is disa nted: Read as '0 0>: DMA Channe	abled abled abled Tra al 0 Data Tra	ty interrupt)		ity bits					

Register 32-16: IPC1: Interrupt Priority Control Register 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		U1RXIP<2:0>		—		SPI1IP<2:0>	
bit 15							bit
		R/W-0	R/W-0			R/W-0	R/W-0
U-0	R/W-1	SPI1EIP<2:0>	K/VV-U	U-0	R/W-1	T3IP<2:0>	K/W-U
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable b	oit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	Unimplem	ented: Read as 'o)'				
bit 14-12	U1RXIP<2:	0>: UART1 Rece	iver Interrupt	Priority bits			
	111 = Inter	rupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
	000 = Inter	rupt source is disa	abled				
bit 11		ented: Read as '0					
bit 10-8		>: SPI1 Event Int					
	111 = Inter	rupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
L:1 7		rupt source is disa					
bit 7	-	ented: Read as '0		4 . 1. 14 .			
bit 6-4		: 0>: SPI1 Error In rupt is priority 7 (h	-	-			
	•		lighest phon	ty interrupt)			
	•						
	• 001 - Inter	www.tic.comic.mitr.d					
		rupt is priority 1 rupt source is disa	abled				
bit 3		ented: Read as '0					
bit 2-0	-	Timer3 Interrupt					
		rupt is priority 7 (h		ty interrupt)			
	•		- '	/			
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is disa					

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
	—	—	_	—		DMA1IP<2:0>					
bit 15					•		bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—		AD1IP<2:0>		—		U1TXIP<2:0>					
bit 7							bit				
Legend:											
R = Readab	ole bit	W = Writable b	oit	U = Unimpler	mented bit, rea	id as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
		to de Danadara (c	. 1								
bit 15-11	-	ted: Read as '0									
bit 10-8		>: DMA Channe		•	e Interrupt Prior	rity bits					
	111 = Interru	pt is priority 7 (h	ngnest priori	ty interrupt)							
	•										
	•	•									
	001 = Interrupt is priority 1 000 = Interrupt source is disabled										
bit 7		ited: Read as '0									
bit 6-4	AD1IP<2:0>:	AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits									
		pt is priority 7 (h			2						
	•										
	•										
	• 001 = Interru	nt is priority 1									
		pt is priority i pt source is disa	abled								
bit 3	Unimplemen	ited: Read as '0)'								
bit 2-0	U1TXIP<2:0>	: UART1 Trans	mitter Interru	upt Priority bits							
	U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	• 001 = Interru	nt is priority 1									
		pt is priority i nt source is dis:	- la la al								

Register 32-18: IPC3: Interrupt Priority Control Register 3

000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		CNIP<2:0>		_		CMIP<2:0>					
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		MI2C1IP<2:0>		_		SI2C1IP<2:0>					
bit 7							bit C				
Legend:											
R = Readab	le bit	W = Writable b	oit	U = Unimple	mented bit, rea	ad as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
bit 15	-	ented: Read as '0									
bit 14-12		: Change Notifica	-	-							
	111 = Inter	rupt is priority 7 (h	nighest prior	ity interrupt)							
	•										
	•										
		rupt is priority 1									
		rupt source is disa									
bit 11	Unimplemented: Read as '0'										
bit 10-8	CMIP<2:0>: Comparator Module Interrupt Priority bits										
	 111 = Interrupt is priority 7 (highest priority interrupt) 										
	•										
	•										
		rupt is priority 1									
	000 = Inte r	rupt source is disa	abled								
bit 7	Unimplem	ented: Read as '0)'								
bit 6-4	MI2C1IP<2	::0>: I2C1 Master	Events Inter	rupt Priority bite	S						
	111 = Inter	rupt is priority 7 (ł	nighest prior	ity interrupt)							
	•										
	•										
		rupt is priority 1	- -								
L H 0		rupt source is disa									
bit 3	-	ented: Read as '0									
bit 2-0		:0>: I2C1 Slave E									
	•	rupt is priority 7 (h	iignest prior	ity interrupt)							
	•										
	•										
		rupt is priority 1	phod								
	000 = inter	rupt source is disa	abieu								

~~ 40

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		IC8IP<2:0>				IC7IP<2:0>						
bit 15							bit 8					
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0					
		_				INT1IP<2:0>						
bit 7							bit (
Legend:												
R = Readab	ole bit	W = Writable b	bit	U = Unimple	mented bit, rea	ad as '0'						
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own					
bit 15	•	nted: Read as '0										
bit 14-12		IC8IP<2:0>: Input Capture Channel 8 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	111 = Interru	upt is priority 7 (h	nighest priori	ty interrupt)								
	•	•										
	•											
	001 = Interrupt is priority 1											
	000 = Interrupt source is disabled											
bit 11	Unimpleme	nted: Read as '0)'									
bit 10-8	IC7IP<2:0>: Input Capture Channel 7 Interrupt Priority bits											
	111 = Interru	upt is priority 7 (h	nighest priori	ty interrupt)								
	•											
	•											
	001 = Interru	• 001 = Interrupt is priority 1										
		upt source is disa	abled									
bit 7-3	Unimpleme	nted: Read as '0)'									
bit 2-0	INT1IP<2:0>	: External Interro	upt 1 Priority	bits								
		upt is priority 7 (h										
	•			- • /								
	•											
	•	unt in priority 1										
		upt is priority 1										

Register 32-20: IPC5: Interrupt Priority Control Register 5

000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		T4IP<2:0>				OC4IP<2:0>				
bit 15							b			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		OC3IP<2:0>		—		DMA2IP<2:0>				
bit 7							b			
Legend:										
R = Readabl	e bit	W = Writable b	oit	U = Unimpler	mented bit, rea	id as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15	Unimpleme	ented: Read as '0)'							
bit 14-12	T4IP<2:0>:	Timer4 Interrupt	Priority bits							
	111 = Inter	rupt is priority 7 (h	nighest priori	ty interrupt)						
	•									
	•									
	001 = Inter	rupt is priority 1								
		rupt source is disa	abled							
bit 11	Unimpleme	ented: Read as '0)'							
bit 10-8	OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits									
	111 = Inter	rupt is priority 7 (h	nighest priori	ty interrupt)						
	•									
	•									
	001 = Inter	rupt is priority 1								
		rupt source is disa	abled							
bit 7	Unimpleme	ented: Read as '0)'							
bit 6-4	OC3IP<2:0	>: Output Compa	re Channel	3 Interrupt Prior	ity bits					
		rupt is priority 7 (h		•	-					
	•									
	•									
	• 001 = Inter	rupt is priority 1								
		rupt source is disa	abled							
	Unimpleme	ented: Read as '0)'							
bit 3	-				Interrupt Prior	ritv bits				
	DMA2IP<2	:0>: DMA Channe	el 2 Data Tra	inster Complete						
		:0>: DMA Channe rupt is priority 7 (h			·					
bit 3 bit 2-0					·	.,				
					·	.,				
	111 = Inter • •				·	.,				

Register 32-21: IPC6: Interrupt Priority Control Register 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		U2TXIP<2:0>		—		U2RXIP<2:0>					
bit 15				·			bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		INT2IP<2:0>		_		T5IP<2:0>					
bit 7							bit (
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
bit 15	Unimpleme	ented: Read as ') '								
bit 14-12	-	0>: UART2 Trans		upt Priority bits							
		rupt is priority 7 (I									
	•										
	•										
	• 001 = Inter	rupt is priority 1									
		rupt source is dis	abled								
bit 11	Unimpleme	ented: Read as ')'								
bit 10-8	U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits										
		rupt is priority 7 (I	-	-							
	•										
	•										
	• 001 = Inter	rupt is priority 1									
		rupt source is dis	abled								
bit 7	Unimpleme	ented: Read as ')'								
bit 6-4	INT2IP<2:0	>: External Interr	upt 2 Priority	bits							
		rupt is priority 7 (I									
	•										
	•										
	• 001 = Inter	rupt is priority 1									
		rupt source is dis	abled								
bit 3		ented: Read as '									
bit 2-0	T5IP<2:0>:	Timer5 Interrupt	Priority bits								
		rupt is priority 7 (I	-	ty interrupt)							
	•		•	• •							
	•										
	•										
	001 = Inter	rupt is priority 1									

Register 32-22: IPC7: Interrupt Priority Control Register 7

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		C1IP<2:0>		_		C1RXIP<2:0>				
bit 15	•			•	•		bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
 bit 7		SPI2IP<2:0>				SPI2EIP<2:0>	bit			
Legend:										
R = Readab	le bit	W = Writable b	bit	U = Unimpler	mented bit, re					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own			
L:4 / F			,							
bit 15	-	ented: Read as '0								
bit 14-12		ECAN1 Event In	•							
	111 = Interr	rupt is priority 7 (h	lignest priori	ty interrupt)						
	•									
	•									
		upt is priority 1								
		upt source is disa								
bit 11	Unimplemented: Read as '0' C1RXIP<2:0>: ECAN1 Receive Data Ready Interrupt Priority bits									
bit 10-8					fiority bits					
	111 = Interr	rupt is priority 7 (h	lighest priori	ty interrupt)						
	•									
	•									
		upt is priority 1								
		upt source is disa								
bit 7	-	ented: Read as '0								
bit 6-4		>: SPI2 Event Int	-	-						
	111 = Interr	rupt is priority 7 (h	lighest priori	ty interrupt)						
	•									
	•									
		upt is priority 1								
		upt source is disa								
bit 3	-	ented: Read as '0								
bit 2-0		0>: SPI2 Error In	-	-						
	111 = Interr	rupt is priority 7 (h	nghest priori	ty interrupt)						
	•									
	•									
		upt is priority 1								
	000 = Interr	upt source is disa	abled							

~~ ~ ~~

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	_	—	DMA3IP<2:0>		
bit 7		•		•			bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

Register 32-24: IPC9: Interrupt Priority Control Register 9

bit 15-3 Unimplemented: Read as '0'

bit 2-0 DMA3IP<2:0>: DMA Channel 3 Data Transfer Complete Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

.

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

Register 32-	25: IPC11: Inte	errupt Priority C	Control Reg	ister 11						
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
—	—	—	_	_		DMA4IP<2:0>				
bit 15							bit			
	D 1 1 1	D/// 0	D 444 0							
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
_		PMPIP<2:0>			—	—	_			
bit 7							bit (
Legend:										
R = Readab	lo hit	W = Writable	hit		mented bit, rea	d oo '0'				
				•						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	lown			
bit 15-11	Unimpleme	nted: Read as ')'							
bit 10-8	DMA4IP<2:()>: DMA Chann	el 4 Data Tra	unsfer Complete	e Interrupt Prior	itv bits				
	DMA4IP<2:0>: DMA Channel 4 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	•									
		upt is priority 1								
		upt source is dis								
bit 7	Unimpleme	nted: Read as ')'							
bit	PMPIP<2:0>	Parallel Maste	er Port Interru	upt Priority bits						
	111 = Interru	upt is priority 7 (I	highest priori	ity interrupt)						
	•									
	•									
	•									

Register 32-25: IPC11: Interrupt Priority Control Register 11

	000 = Interrupt source is disabled
bit 3-0	Unimplemented: Read as '0'

001 = Interrupt is priority 1

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
—	—	—	_	—		RTCIP<2:0>				
bit 15	÷			÷	•		bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
_		DMA5IP<2:0>				_				
bit 7	·				·	· ·	bit 0			
Legend:										
R = Readable	e bit	W = Writable b	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at	POR	eared	x = Bit is unkn	own						
bit 15-11	Unimplemer	ted: Read as '0)'							
bit 10-8	RTCIP<2:0>:	Real-Time Cloo	ck/Calendar I	Interrupt Priorit	y bits					
	111 = Interru	pt is priority 7 (h	nighest priorit	y interrupt)						
	•									
	• 001 = Interrupt is priority 1									
		pt source is disa	abled							
bit 7	Unimplemer	ted: Read as '0)'							
bit 6-4	-	>: DMA Channe		nsfer Complete	e Interrupt Prior	ity bits				
		pt is priority 7 (h		•	·	,				
	•		0	, I <i>'</i>						
	•									
	•	nt in priority 1								
		pt is priority 1 pt source is disa	abled							
bit 3-0										
	Unimplemented: Read as '0'									

Register 32-26: IPC15: Interrupt Priority Control Register 15

U-0 RW-1 RW-0 RW-0 U-0 U-0 U-0 U-0	U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
U-0 R/W-1 R/W-0 U-0 U-0 U-0 U-0 — U1EIP<2:0> — … <	_		CRCIP<2:0>				U2EIP<2:0>				
 U1EIP<2:0>	bit 15							bit			
 U1EIP<2:0>											
bit 7 bit 8 bit 7 bit 7 bit 9 bit 7 bit 9 bit 7 bit 9	U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 CRCIP<2:0>: CRC Generator Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)			U1EIP<2:0>				_				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 CRCIP<2:0>: CRC Generator Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . . . <td>bit 7</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>bit</td>	bit 7							bit			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 CRCIP<2:0>: CRC Generator Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) .	Legend:										
bit 15 Unimplemented: Read as '0' bit 14-12 CRCIP<2:0>: CRC Generator Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	•	le bit	W = Writable I	oit	U = Unimple	mented bit, rea	d as '0'				
bit 14-12 CRCIP<2:0>: CRC Generator Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	-n = Value a	t POR	'1' = Bit is set		•			own			
bit 14-12 CRCIP<2:0>: CRC Generator Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
bit 14-12 CRCIP<2:0>: CRC Generator Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	bit 15	Unimplem	nented: Read as '0)'							
<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>	bit 14-12	-			Priority bits						
 interrupt is priority 1 interrupt source is disabled interrupt source is disabled interrupt is priority 2 (highest priority bits int = Interrupt is priority 7 (highest priority interrupt) interrupt is priority 1 interrupt is priority 7 (highest priority bits interrupt is priority 7 (highest priority interrupt) interrupt is priority 7 (highest priority interrupt) interrupt is priority 7 (highest priority interrupt) interrupt is priority 1 interrupt i				-	-						
 bit 11 Unimplemented: Read as '0' U2EIP<2:0>: UART2 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . .		•		J	5						
 bit 11 Unimplemented: Read as '0' U2EIP<2:0>: UART2 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . .		•									
 bit 11 Unimplemented: Read as '0' U2EIP<2:0>: UART2 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . .		•									
bit 11 Unimplemented: Read as '0' bit 10-8 U2EIP<2:0>: UART2 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)				ablad							
bit 10-8 U2EIP<2:0>: UART2 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)	L:L 44		•								
<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>		-									
 i. i	bit 10-8										
<pre>000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 U1EIP<2:0>: UART1 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled</pre>		111 = Inte	rrupt is priority 7 (h	highest priori	ty interrupt)						
<pre>000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 U1EIP<2:0>: UART1 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)</pre>		•									
<pre>000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 U1EIP<2:0>: UART1 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)</pre>		•									
<pre>000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 U1EIP<2:0>: UART1 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled</pre>		001 = Inte	rrupt is priority 1								
bit 6-4 U1EIP<2:0>: UART1 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled				abled							
<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>	bit 7	Unimplem	nented: Read as '0)'							
• • • • • • • • • • • • • • • • • • •	bit 6-4	U1EIP<2:0	D>: UART1 Error Ir	nterrupt Prio	rity bits						
• • • • • • • • • • • • • • • • • • •		111 = Inte	rrupt is priority 7 (h	nighest priori	ty interrupt)						
000 = Interrupt source is disabled		•		0	y						
000 = Interrupt source is disabled		•									
000 = Interrupt source is disabled		•	unustic priority 4								
				abled							
	hit 2 0		•								

Register 32-27:	IPC16: Interrupt Priority Control Register 16
-----------------	---

U-0	U-1	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0									
	—	—	—	—		C1TXIP<2:0>										
bit 15							bit									
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0									
		DMA7IP<2:0>				DMA6IP<2:0>										
bit 7							bit									
Legend:																
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'										
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown									
bit 15-11	-	ted: Read as '														
bit 10-8	C1TXIP<2:0>: ECAN1 Transmit Data Request Interrupt Priority bits															
	111 = Interrupt is priority 7 (highest priority interrupt)															
	•															
	•															
		001 = Interrupt is priority 1														
	000 = Interru	pt source is dis	abled													
bit 7	Unimplemen	ted: Read as ')'													
bit 6-4	DMA7IP<2:0>: DMA Channel 7 Data Transfer Complete Interrupt Priority bits															
	111 = Interrupt is priority 7 (highest priority interrupt)															
	•															
	001 = Interrupt is priority 1															
	000 = Interrupt source is disabled															
	Unimplemented: Read as '0'															
bit 3	Unimplemen	ted: Read as '0)'			DMA6IP<2:0>: DMA Channel 6 Data Transfer Complete Interrupt Priority bits										
bit 3 bit 2-0	-			nsfer Complete	Interrupt Prior	itv bits										
	DMA6IP<2:0	>: DMA Chann	el 6 Data Tra	-	Interrupt Prior	ity bits										
	DMA6IP<2:0		el 6 Data Tra	-	e Interrupt Prior	ity bits										
bit 3 bit 2-0	DMA6IP<2:0	>: DMA Chann	el 6 Data Tra	-	Interrupt Prior	ity bits										
	DMA6IP<2:0	>: DMA Channe pt is priority 7 (I	el 6 Data Tra	-	Interrupt Prior	ity bits										

Register 32-28: IPC17: Interrupt Priority Control Register 17

R-0	R/W-0	U-0	U-0	R-0	R-0	R-0	R-0						
	_	— — — ILR<3:0>											
bit 15							bit 8						
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0						
—				VECNUM<6:0	>								
bit 7							bit 0						
Legend:													
R = Readab	le bit	W = Writable b	bit	U = Unimplemented bit, read as '0'									
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown									
bit 15-12	Unimplemen	ted: Read as '0)'										
bit 11-8	ILR<3:0>: Ne	ILR<3:0>: New CPU Interrupt Priority Level bits											
	1111 = CPU Interrupt priority Level is 15												
	•												
	•												
	• 0001 = CPU Interrupt priority Level is 1												
	0000 = CPU Interrupt priority Level is 0												
bit 7	Unimplemen	Unimplemented: Read as '0'											
bit 6-0	VECNUM<6:0>: Vector Number of Pending Interrupt bits												
	0111111 = Interrupt Vector pending is number 135												
	•		-										
	•												
	•												

Register 32-29: INTTREG: Interrupt Control and Status Register

0000001 = Interrupt Vector pending is number 9 0000000 = Interrupt Vector pending is number 8

32.5 INTERRUPT SETUP PROCEDURES

32.5.1 Initialization

To configure an interrupt source:

- 1. Set the NSTDIS control bit (INTCON1<15>) if you do not plan to use nested interrupts.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx Control register. The priority level depends on the specific application and type of interrupt source. If you do not plan to use multiple priority levels, you can program the IPCx register control bits for all enabled interrupt sources to the same non-zero value.

Note: At a device Reset, the IPC registers are initialized with all user interrupt sources assigned to priority level 4.

- Clear the interrupt flag status bit associated with the peripheral in the associated IFSx Status register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx Control register.

32.5.2 Interrupt Service Routine

The method used to declare an ISR and initialize the Interrupt Vector Table with the correct vector address depends on the programming language (C or Assembler) and the language development tool suite used to develop the application. In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the application immediately re-enters the ISR after it exits the routine. If you code the ISR in Assembler, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

32.5.3 Trap Service Routine

A Trap Service Routine (TSR) is coded like an ISR, except that the code must clear the appropriate trap status flag in the INTCON1 register to avoid re-entry into the TSR.

32.5.4 Interrupt Disable

To disable interrupts:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value 0xE0 with SRL.

To enable user interrupts, you can use the POP instruction to restore the previous SR value.

Note: Only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction disables interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

32.5.5 Code Example

Example 32-1 illustrates code that enables nested interrupts and sets up Timer1, Timer2, Timer3, Timer4 and change notice peripherals to priority levels 2, 5, 6, 3 and 4, respectively. It also illustrates how interrupts can be enabled and disabled using the Status Register. Sample ISRs illustrate interrupt clearing.

```
Example 32-1: Interrupt Setup Code Example
```

```
void enableInterrupts (void)
{
    /* Set CPU IPL to 0, enable level 1-7 interrupts */
    /* No restoring of previous CPU IPL state performed here */
    SRbits.IPL = 0;
    return;
}
void disableInterrupts (void)
{
    /* Set CPU IPL to 7, disable level 1-7 interrupts */
    /* No saving of current CPU IPL setting performed here */
   SRbits.IPL = 7;
   return;
}
void initInterrupts(void)
{
    /* Interrupt nesting enabled here */
   INTCON1bits.NSTDIS = 0;
    /* Set Timer3 interrupt priority to 6 (level 7 is highest) */
    IPC2bits.T3IP = 6;
    /* Set Timer2 interrupt priority to 5 */
    IPC1bits.T2IP = 5;
    /* Set Change Notice interrupt priority to 4 */
    IPC4bits.CNIP = 4;
    /* Set Timer4 interrupt priority to 3 */
    IPC6bits.T4IP = 3;
    /* Set Timer1 interrupt priority to 2 */
    IPCObits.T1IP = 2;
    /* Reset Timer1 interrupt flag */
    IFSObits.T1IF = 0;
    /* Reset Timer2 interrupt flag */
    IFSObits.T2IF = 0;
    /* Reset Timer3 interrupt flag */
    IFSObits.T3IF = 0;
    /* Reset Timer4 interrupt flag */
    IFS1bits.T4IF = 0;
    /* Enable CN interrupts */
    IEC1bits.CNIE = 1;
```

```
Example 32-1: Interrupt Setup Code Example (Continued)
     /* Enable Timer1 interrupt */
     IECObits.T1IE = 1;
     /* Enable Timer2 interrupt */
     IECObits.T2IE = 1;
     /* Enable Timer3 interrupt */
     IECObits.T3IE = 1;
     /* Enable Timer4 interrupt (replacement for Timer 2 */
     IEC1bits.T4IE = 1;
     /* Reset change notice interrupt flag */
    IFS1bits.CNIF = 0;
    return;
 }
 void attribute (( interrupt )) TlInterrupt(void)
 {
     /* Insert ISR Code Here*/
     /* Clear Timer1 interrupt */
    IFSObits.T1IF = 0;
 }
 void __attribute__((__interrupt__)) _T2Interrupt(void)
 {
    /* Insert ISR Code Here*/
    /* Clear Timer2 interrupt */
    IFSObits.T2IF = 0;
 }
 void __attribute__((__interrupt__)) _T3Interrupt(void)
 {
     /* Insert ISR Code Here*/
     /* Clear Timer3 interrupt */
    IFSObits.T3IF = 0;
 }
 void attribute (( interrupt )) T4Interrupt(void)
 {
    /* Insert ISR Code Here*/
     /* Clear Timer4 interrupt */
    IFS1bits.T4IF = 0;
 }
 void __attribute__((__interrupt__)) _CNInterrupt(void)
 {
     /* Insert ISR Code Here*/
     /* Clear CN interrupt */
     IFS1bits.CNIF = 0;
 }
```

Table 32-2:	Interrupt Controller Register Map
-------------	-----------------------------------

File Name	ADR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	—	_	_	_	_	_	_	_	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI					_	_	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA01IF	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0088	_	DMA4IF	PMPIF	_	_	_	—	_	_	_	_	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
IFS3	008A	_	RTCIF	DMA5IF	_	_	_	—	_	_	_	_	_	_	—	_	_	0000
IFS4	008C	_	_	_	_	_	_	_	_	_	C1TXIF	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF	_	0000
IFS5	008E	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
IFS6	0090	_	_				_	_	_	—	_	_		_	_	_	_	0000
IFS7	0092	_	_	_				_	_	_	_	_		_	_	_	_	0000
IEC0	0094	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098	_	DMA4IE	PMPIE	_	_	_	_	_	_	_	_	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
IEC3	009A	_	RTCIE	DMA5IE	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
IEC4	009C	_	_	_	_	_	_	_	_	_	C1TXIE	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	_	0000
IEC5	009E	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
IEC6	00A0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
IEC7	00A2	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
IPC0	00A4	_		T1IP<2:0>		_	(OC1IP<2:0)>	_	IC1IP<2:0>		_	INT0IP<2:0>		4444		
IPC1	00A6	_		T2IP<2:0>		_	OC2IP<2:0>		_	IC2IP<2:0>			_	DMA0IP<2:0>		4444		
IPC2	00A8	_	ι	J1RXIP<2:0	>	_		SPI1IP<2:0		_	SPI1EIP<2:0>			_	T3IP<2:0>		4444	
IPC3	00AA	_	_	_	_	_	D	MA1IP<2:	0>	_	AD1IP<2:0>			_	U1TXIP<2:0>		>	0444
IPC4	00AC	_		CNIP<2:0>		_		CMIP<2:0	>	_		MI2C1IP<2:0>		_	SI2C1IP<2:0>		>	4444
IPC5	00AE	_		IC8IP<2:0>		_		IC7IP<2:0	>	_	_			_	INT1IP<2:0>		>	0404
IPC6	00B0	_		T4IP<2:0>		_	OC4IP<2:0>		_	OC3IP<2:0>		_	DMA2IP<2:0>		>	4444		
IPC7	00B2	_	l	J2TXIP<2:0	>	_	U2RXIP<2:0>		_	INT2IP<2:0>		_	T5IP<2:0>			4444		
IPC8	00B4	_		C1IP<2:0>		-	C1RXIP<2:0>		_		SPI2IP<2:0>		_	SPI2EIP<2:0>)>	4444	
IPC9	00B6	_	_	_	_				_	_			_	D	MA3IP<2:0	>	0444	
IPC11	00BA	_	_				D	MA4IP<2:	0>	_		PMPIP<2:0	>	_	_	_	_	4444
IPC15	00C2	_	_				I	RTCIP<2:0)>	_		DMA5IP<2:0>		_	_	_		4444
IPC16	00C4	_		CRCIP<2:0	>	_		U2EIP<2:0)>	_		U1EIP<2:0>		_	_	_	_	4444
IPC17	00C6	_	_	_	_	_	C	C1TXIP<2:	0>	_		DMA7IP<2:0		_	D	MA6IP<2:0	>	4444
INTTREG	00E0	_	_	_			ILR <			_				CNUM <6:0>				0000

32.6 DESIGN TIPS

Question 1: What happens when two sources of interrupt become pending at the same time and have the same user-assigned priority level?

Answer: The interrupt source with the highest natural order priority takes precedence. The natural order priority is determined by the Interrupt Vector Table (IVT) address for that source. Interrupt sources with a lower IVT address have a higher natural order priority.

Question 2: Can the DISI instruction be used to disable all sources of interrupt and traps?

Answer: The DISI instruction does not disable traps or priority level 7 interrupt sources. However, the DISI instruction can be used as a convenient way to disable all interrupt sources if no priority level 7 interrupt sources are enabled in the user's application.

Question 3: What happens when a peripheral interrupt is used as a DMA request?

Answer: The user application can designate any peripheral interrupt to be a DMA request. A DMA request is an IRQ directed to the DMA. When the DMA channel is configured to respond to a particular interrupt as a DMA request, the application should disable the corresponding CPU interrupt. Otherwise a CPU interrupt is also requested.

32.7 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC24H device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Interrupts module are:

Title

Application Note #

No related application notes at this time.

Note: For additional Application Notes and code examples for the PIC24H device family, visit the Microchip web site (www.microchip.com).

32.8 REVISION HISTORY

Revision A (November 2007)

This is the initial release of this document.