



Section 26. Op amp/Comparator

HIGHLIGHTS

This section of the manual contains the following major topics:

26.1	Introduction	
26.2	Comparator Registers	
26.3	Comparator Operation	
26.4	Comparator Configuration	
26.5	Comparator Interrupts	
26.6	Op amp Configuration	
26.7	Comparator Voltage Reference Generator	
26.8	Related Application Notes	
26.9	Revision History	

Note: This family reference manual section is meant to serve as a complement to device data sheets. Depending on the device variant, this manual section may not apply to all dsPIC33E/PIC24E devices.

Please consult the note at the beginning of the "**Comparator**" or "**Op amp/Comparator**" chapter in the current device data sheet to check whether this document supports the device you are using.

Device data sheets and family reference manual sections are available for download from the Microchip Worldwide Web site at: http://www.microchip.com

26.1 INTRODUCTION

The dsPIC33E/PIC24E devices have multiple built-in comparators, some of which can be also configured as op amps, with their output being brought to an external pin for gain/filtering connections.

As illustrated in Figure 26-1 and Figure 26-2, individual comparator and op amp options are specified by the module's Special Function Register (SFR) control bits. These options allow users to:

- Select the edge for trigger and interrupt generation
- · Configure the comparator voltage reference
- Configure the band gap
- · Configure output blanking and masking
- Configure as a comparator or op amp

This document references both the Op amp/Comparator and the dedicated
Comparator modules for the dsPIC33E/PIC24E family of devices. Refer the "Com-
parator" or "Op amp/Comparator" chapter in the specific device data sheet for
the availability of these features.

2: Throughout this document when the comparator is referenced it applies to both the dedicated Comparator module as well as the Op amp/Comparator module when configured as a Comparator.

The Op amp/Comparator and Comparator operating modes are configured through the CMxCON registers. Some of the options include Op amp or Comparator mode, polarity selection of the comparator and inverting/non-inverting comparator polarity, as well as input selection options.

An option is also available to use the internal reference voltage that is generated by a resistor ladder network, which is configured by the Comparator Voltage Reference Control (CVRCON) register (see Register 26-6).




Figure 26-1: Dedicated Comparator Module Block Diagram




Figure 26-2: Op amp/Comparator Module Block Diagram

26.2 COMPARATOR REGISTERS

The Comparator module uses the following six registers:

CMSTAT: Comparator Status Register

This register enables control over the operation of all comparators when the device enters ldle mode. In addition, it provides the status of all comparator results, as well as all of the comparator outputs and event bits, which are replicated as read-only bits in the CMSTAT register.

CMxCON: Op amp/Comparator Control Register

This register allows the application program to enable, configure, and interact with the individual comparators/op amps (on some devices).

CMxMSKSRC: Comparator Mask Source Select Control Register

This register allows the application program to select sources for the inputs to the blanking function.

- CMxMSKCON: Comparator Mask Gating Control Register
- This register allows the application program to specify the blank function logic.
- CMxFLTR: Comparator Filter Control Register

This register enables comparator filter configuration.

CVRCON: Comparator Voltage Reference Control Register

This register allows the application program to enable, configure and interact with the comparator internal voltage reference generator (for more information, see **26.7** "Comparator Voltage Reference Generator").

Register 26-1	: CMSTAT: Comparator Status Register									
R/W-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
CMSIDL				C4EVT ⁽¹⁾	C3EVT	C2EVT	C1EVT			
bit 15							bit			
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
				C4OUT ⁽¹⁾	C3OUT	C2OUT	C1OUT			
bit 7				04001	00001	02001	bit			
Legend:										
R = Readable	e hit	W = Writable	hit	II = I Inimplem	nented bit, read	l as '0'				
-n = Value at		'1' = Bit is se		'0' = Bit is clea		x = Bit is unkr	nown			
			•							
bit 15	CMSIDL: Sto	op in Idle Mode	bit							
				tors when device	e enters Idle mo	ode				
		operation of a	-	s in Idle mode						
bit 14-12	•	nted: Read as								
bit 11		parator 4 Ever								
		Comparator ev								
	0 = Op amp/	Comparator ev	ent did not or	ccur						
bit 10	C3EVT: Comparator 3 Event Status bit									
	1 = Compara	1 = Comparator event occurred								
	0 = Comparator event did not occur									
bit 9	C2EVT: Comparator 2 Event Status bit									
	1 = Compara	1 = Comparator event occurred								
	0 = Comparator event did not occur									
bit 8	C1EVT: Com	C1EVT: Comparator 1 Event Status bit								
	1 = Compara	1 = Comparator event occurred								
	0 = Compara	ator event did n	ot occur							
bit 7-4	Unimplemer	nted: Read as	'O'							
bit 3	C4OUT: Comparator 4 Output Status bit ⁽¹⁾									
	When CPOL = 0:									
	1 = VIN + > VIN-									
	0 = VIN+ < VIN-									
	When CPOL = 1:									
	1 = VIN + < VIN									
	0 = VIN + > VIN -									
bit 2	C3OUT: Comparator 3 Output Status bit									
	When CPOL = 0 :									
	1 = VIN+ > VIN-									
	0 = VIN+ < V	IN-								
	When CPOL	= 1:								
	<u>When CPOL</u> 1 = VIN+ < V									

Register 26-1: CMSTAT: Comparator Status Register

Note 1: This bit is not available on all devices. Refer to the "Comparator" or "Op amp/Comparator" chapter in the specific device data sheet for availability.

Register 26-1: CMSTAT: Comparator Status Register (Continued)

- bit 1 C2OUT: Comparator 2 Output Status bit When CPOL = 0: 1 = VIN + > VIN -0 = VIN + < VIN -When CPOL = 1: 1 = VIN + < VIN-0 = VIN + > VIN bit 0 C1OUT: Comparator 1 Output Status bit When CPOL = 0: 1 = VIN + > VIN -0 = VIN + < VIN -When CPOL = 1: 1 = VIN + < VIN-0 = VIN + > VIN -
- Note 1: This bit is not available on all devices. Refer to the "Comparator" or "Op amp/Comparator" chapter in the specific device data sheet for availability.

26

dsPIC33E/PIC24E Family Reference Manual

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
CON	COE	CPOL	_	—	OPMODE ⁽¹⁾	CEVT	COUT			
bit 15		•					bit 8			
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0			
	POL<1:0>	_	CREF ⁽²⁾	_	—	CCH				
bit 7							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read a	as '0'				
-n = Value a	It POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	CON: Compa	rator Enable b	it							
	1 = Comparator is enabled									
	0 = Comparator is disabled									
bit 14	COE: Comparator Output Enable bit									
	 1 = Comparator output is present on the CxOUT pin 0 = Comparator output is internal only 									
bit 13										
	CPOL: Comparator Output Polarity Select bit 1 = Comparator output is inverted									
		or output is no								
bit 12-11	Unimplemen	ted: Read as	0'							
bit 10	OPMODE: Op Amp/Comparator Operation Mode Select bit ⁽¹⁾									
	1 = Circuit operates as an Op amp									
	•	erates as a Co	•							
bit 9	CEVT : Comparator Event bit									
	1 = Comparator event according to EVPOL<1:0> settings occurred; disables future triggers and interrupts until the bit is cleared									
	0 = Comparator event did not occur									
bit 8	COUT: Comparator Output bit									
	When CPOL = 0 (non-inverted polarity):									
	1 = VIN + > VIN-									
	0 = VIN+ < VIN- When CPOL = 1 (inverted polarity):									
	$\frac{\text{VNen CPOL}}{1 = \text{VIN} + < \text{VIN}}$		olarity):							
		N								

- Note 1: This bit not available on all devices. Refer to the "Comparator" or "Op amp/Comparator" chapter in the specific device data sheet for availability.
 - 2: Inputs that are selected and not available will be tied to Vss.
 - **3:** This input is not available when OPMODE (CMxCON<10>) = 1.

Register 26-2:	CMxCON: Op amp/Comparator Control Register (Continued)
bit 7-6	EVPOL<1:0>: Trigger/Event/Interrupt Polarity Select bits
	 11 = Trigger/Event/Interrupt generated on any change of the comparator output (while CEVT = 0) 10 = Trigger/Event/Interrupt generated only on high to low transition of the polarity-selected comparator output (while CEVT = 0)
	If CPOL = 1 (inverted polarity): Low-to-high transition of the comparator output
	If CPOL = 0 (non-inverted polarity): High-to-low transition of the comparator output
	01 = Trigger/Event/Interrupt generated only on low to high transition of the polarity-selected comparator output (while CEVT = 0)
	If CPOL = 1 (inverted polarity): High-to-low transition of the comparator output
	If CPOL = 0 (non-inverted polarity): Low-to-high transition of the comparator output 00 = Trigger/Event/Interrupt generation is disabled
bit 5	Unimplemented: Read as '0'
bit 4	CREF: Comparator Reference Select bit (VIN+ input) ⁽²⁾
	1 = VIN+ input connects to internal CVREFIN voltage ⁽³⁾ 0 = VIN+ input connects to CxIN1+ pin
bit 3-2	Unimplemented: Read as '0'
bit 1-0	CCH<1:0>: Op amp/Comparator Channel Select bits ⁽²⁾
	These bits select the CxIN1, CxIN2, and CxIN3 inputs. Refer to the "Comparator" or "Op amp/Comparator" chapter in the specific device data sheet for the available selections.
Note 1: Thi	s bit not available on all devices. Refer to the "Comparator" or "Op amp/Comparator" chapter in the

- ne specific device data sheet for availability.
 - 2: Inputs that are selected and not available will be tied to Vss.
 - **3:** This input is not available when OPMODE (CMxCON<10>) = 1.

26

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0
—	—	—	_		SELSR	CC<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	SELSR	CB<3:0>		SELSRCA<3:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

Register 26-3: CMxMSKSRC: Comparator Mask Source Select Control Register

bit 11-8	SELSRCC<3:0>: Mask C Input Select bits
	These bits select the FLTx, PTGx, and PWMx inputs as mask sources. Refer to the " Comparator " or " Op amp/Comparator " chapter in the specific device data sheet for available selections.
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits
	These bits select the FLTx, PTGx, and PWMx inputs as mask sources. Refer to the " Comparator " or " Op amp/Comparator " chapter in the specific device data sheet for available selections.
bit 3-0	SELSRCA<3:0>: Mask A Input Select bits
	These bits select the FLTx, PTGx, and PWMx inputs as mask sources. Refer to the " Comparator " or " Op amp/Comparator " chapter in the specific device data sheet for available selections.

Register 26-4:	CMxMSKC	ON: Comparat	or Mask Gatir	ng Control Re	egister				
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN		
bit 7		_					bit 0		
Legend:									
R = Readable I	nit	W = Writable	hit	II – I Inimpler	mented bit, read	as 'O'			
-n = Value at P		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown		
	UK				aleu		nown		
bit 15	1 = The mask	king (blanking) t		vent any asse	rted ('0') compa rted ('1') compa				
bit 14	Unimplemer	ted: Read as	0'						
bit 13	OCEN: OR G	Gate C Input Er	able bit						
		onnected to OR ot connected to							
bit 12	OCNEN: OR	Gate C Input I	nverted Enable	e bit					
		MCI is connect MCI is not conr	ed to OR gate nected to OR g	ate					
bit 11	OBEN: OR G	Gate B Input Er	able bit						
	1 = MBI is co	nnected to OR t connected to	gate						
bit 10	OBNEN: OR Gate B Input Inverted Enable bit								
		MBI is connect MBI is not conr	ed to OR gate nected to OR g	ate					
bit 9	OAEN: OR G	Sate A Input Er	able bit						
		nnected to OR of connected to	•						
bit 8	OANEN: OR	Gate A Input I	nverted Enable	e bit					
		MAI is connect MAI is not conr	ed to OR gate nected to OR g	ate					
bit 7	1 = Inverted	ANDI is connec	verted Enable ted to OR gate nnected to OR	9					
bit 6	1 = ANDI is c	Gate Output E connected to O not connected t	R gate						
bit 5	ACEN: AND	Gate C Input E	nable bit						
		onnected to AN of connected to							
bit 4			Inverted Enab	le bit					
	1 = Inverted I	MCI is connect	ed to AND gate nected to AND	e					
bit 3		Gate B Input E		~					
		nnected to AN							

Register 26-4:	CMxMSKCON: Comparator Mask Gating Co	ntrol Registe
----------------	--------------------------------------	---------------

Register 26-4: CMxMSKCON: Comparator Mask Gating Control Register (Continued)

bit 2	ABNEN: AND Gate B Input Inverted Enable bit 1 = Inverted MBI is connected to AND gate
	0 = Inverted MBI is not connected to AND gate
bit 1	AAEN: AND Gate A Input Enable bit
	1 = MAI is connected to AND gate0 = MAI is not connected to AND gate
bit 0	AANEN: AND Gate A Input Inverted Enable bit
	1 = Inverted MAI is connected to AND gate0 = Inverted MAI is not connected to AND gate

U-0	U-0	U-0	U-0	U-0	U-0	U-0	I-0		
	_	_	_	_		_	_		
oit 15							bit 8		
	DAMA	DAMA	DAALO	DAM 0	D 444 0	DAVA	DAMA		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		CFSEL<2:0>		CFLTREN		CFDIV<2:0>			
bit 7							bit C		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	ad as '0'			
-n = Value a	t POR	'1' = Bit is set	:	'0' = Bit is clea	red	x = Bit is unkr	nown		
	$111 = T5CLK^{(1)}$ $110 = T4CLK^{(1)}$ $101 = T3CLK^{(1)}$ $100 = T2CLK^{(1)}$ $011 = SYNCO2^{(2,4)}$ $010 = SYNCO1^{(2)}$ $001 = Fosc^{(3)}$ $000 = Fp^{(3)}$								
bit 3	CFLTREN: Comparator Filter Enable bit 1 = Digital filter enabled 0 = Digital filter disabled								
bit 2-0		Divide 1:128 Divide 1:64 Divide 1:32 Divide 1:16 Divide 1:8 Divide 1:4 Divide 1:2	ilter Clock Div	vide Select bits					

- Note 1: For more information, refer to the "Timer" chapter in the specific device data sheet or Section 11. "Timers" (DS70362) in the "dsPIC33E/PIC24E Family Reference Manual".
 - For more information, refer to the "High-Speed PWM" chapter in the specific device data sheet or Section 14. "High-Speed PWM" (DS70645) in the "dsPIC33E/PIC24E Family Reference Manual".
 - **3:** For more information, refer to the **"Oscillator"** chapter in the specific device data sheet or **Section 7. "Oscillator"** (DS70580) in the *"dsPIC33E/PIC24E Family Reference Manual"*.
 - 4: This bit setting is not available on all devices. Refer to the "Comparator" or "Op amp/Comparator" chapter in the specific device data sheet for availability.

26

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	CVR2OE ⁽¹⁾	_	_	_	VREFSEL	BGSEL	<1:0> ⁽¹⁾
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE ⁽²⁾	CVRR	CVRSS ⁽³⁾		CVR<	:3:0>	
bit 7							bit
Legend:	.:4		L:4		mented hit read	aa (0)	
R = Readable I -n = Value at P		W = Writable		0 = 0 miniple	mented bit, read		0.11/2
	UK	'1' = Bit is set			eareu	x = Bit is unkn	IOWI
bit 15	Unimplement	t ed: Read as '	0'				
bit 14	-		ge Reference	2 Output Ena	ble bit ⁽¹⁾		
		•	ected to the C	•			
	0 = No voltage	e references is	connected to	the CVREF20	pin		
bit 13-11	Unimplement	ted: Read as '	0'				
bit 10	VREFSEL: Vo	•	ce Select bit	bit			
	1 = CVREFIN is 0 = CVREFIN is		resistor netwo	ork			
bit 9-8	 0 = CVREFIN is generated by resistor network BGSEL<1:0>: Band Gap Reference Source Select bits⁽¹⁾ 						
			nverting input i				
			nverting input i	•	,		
			nverting input i nverting input i				
bit 7			e Reference E	•)		
			rence circuit p				
	•	•	rence circuit p				
bit 6	CVROE: Com				bit ⁽²⁾		
	•	• • • •	is output on the				
bit 5	•	. ,	is disconnecte Reference Ra		•		
DIL 5	-	-	CVRSRC/24 ste	-	i Dit		
			RSRC, with CV		size		
bit 4	CVRSS: Com	parator Voltag	e Reference S	ource Selection	on bit ⁽³⁾		
		0		· ·	EF+) – (VREF-) or	CVRSRC = (VR	EF+) – (AVSS
		•	rence source,				
bit 3-0		•	age Reference	Value Selecti	ion $0 \le CVR3:CV$	$R0 \le 15$ bits	
	$\frac{\text{When CVRR}}{CVREFIN} = (CV)$		(CVpspc)				
	When CVRR :	· · · · · · · · · · · · · · · · · · ·	(Crishe)				
	$\overline{CVREFIN} = 1/4$						


Register 26-6: CVRCON: Comparator Voltage Reference Control Register

- **Note 1:** This bit is not available on all devices. Refer to the "**Comparator**" or "**Op amp/Comparator**" chapter in the specific device data sheet for availability.
 - 2: This bit overrides the TRIS bit setting.
 - 3: Refer to the "Comparator" or "Op amp/Comparator" chapter in the specific device data sheet for available bit selections.

26.3 COMPARATOR OPERATION

The operation of a typical comparator and the relationship between the analog input levels and the digital output are illustrated in Figure 26-3. Depending on the comparator operating mode, the monitored analog signal is compared to either an external or internal voltage reference. Each of the comparators can be configured to use the same or different reference sources. For example, one comparator can use an external reference while the others can use the internal reference. For more information on comparator operation, see 26.7 "Comparator Voltage Reference Generator".

In Figure 26-3, the external reference VIN- is a fixed external voltage. The analog signal present at VIN+ is compared to the reference signal at VIN-, and the digital output of the comparator is created by the difference between the two signals. When VIN+ is less than VIN-, the output of the comparator is a digital low level. When VIN+ is greater than VIN-, the output of the comparator is a digital high level. The shaded areas of the output represent the area of uncertainty due to input offsets and response time. The polarity of the comparator output can be inverted, so that it is a digital low level when VIN+ is greater than VIN-.



Input offset represents the range of voltage levels within which the comparator trip point can occur. The output can switch at any point in this offset range. Response time is the minimum time required for the comparator to recognize a change in input levels.

26.4 COMPARATOR CONFIGURATION

Each of the comparators in the Comparator or Op amp/Comparator modules is configured independently by various control bits in the following registers:

- Comparator Status (CMSTAT) register (Register 26-1)
- Comparator Control (CMxCON) register (Register 26-2)
- Comparator Mask Source Select Control (CMxMSKSRC) register (Register 26-3)
- Comparator Mask Gating Control (CMxMSKCON) register (Register 26-4)
- Comparator Filter Control (CMxFLTR) register (Register 26-5)
- Comparator Voltage Reference Control (CVRCON) register (Register 26-6)

26.4.1 Comparator Enable/Disable

The comparator under control may be enabled or disabled using the corresponding CON bit (CMxCON<15>). When the comparator is disabled, the corresponding trigger and interrupt generation is disabled when CON = 0.

It is recommended to first configure the CMxCON register with all bits to the desired value, and then set the CON bit (CMxCON<15>).

26.4.2 Comparator Output Blanking Function

In many power control and motor control applications, there are periods of time in which the inputs to the analog comparator are known to be invalid. The blanking (masking) function enables the user to ignore the comparator output during predefined periods of time. In this document, the terms 'masking' and 'blanking' are used interchangeably.

Figure 26-4 illustrates a block diagram of the comparator blanking circuitry. A blanking circuit is associated with each comparator.

Each comparator's blanking function has three user selectable inputs:

- MAI (Mask A Input)
- MBI (Mask B Input)
- MCI (Mask C Input)

The MAI, MBI and MCI signal sources are selected through the SELSRCA<3:0>, SELSRCB<3:0> and SELSRCC<3:0> bits in the CMxMSKSRC registers.

The MAI, MBI and the MCI signals are fed into an AND-OR function block, which enables the user to construct a blanking (masking) signal from these inputs. The blanking (masking) function is disabled following a system Reset.

The HLMS bits in the CMxMSKCON registers configure the masking logic to operate properly depending on the default (deasserted) state of the comparators.

If the comparator is configured for 'positive logic' so that a '0' represents a deasserted state and the comparator output is a '1' when it is asserted, the HLMS bit (CMxMSKCON<15>) should be set to '0' so that the blanking function (assuming the blanking function is active) will prevent the '1' signal of the comparator from propagating through the module.

If the comparator is configured for 'negative logic' so that a '1' represents a deasserted state and the comparator output is a '0' when it is asserted, the HLMS bit should be set to a '1' so that the blanking function (assuming blanking function is active) will prevent the '0' signal of the comparator from propagating through the module.




Figure 26-4: **User Programmable Blanking Function Diagram**


26.4.3 **Digital Output Filter**

In many motor and power control applications, the comparator input signals can be corrupted by the large electromagnetic fields generated by the associated external switching power transistors. Corruption of the analog input signals to the comparator can cause unwanted comparator output transitions. The programmable digital output filter can minimize the effects of input signal corruption.

The digital filter requires three consecutive input samples to be similar before the output of the filter can change state. Assuming the current state is '0', a string of inputs such as '001010110111' will only yield an output state of '1' at the end of the example sequence after the three consecutive '1's. Similarly, a sequence of three consecutive '0's are required before the output will change to a zero state.

Because of the requirement of three similar consecutive states for the filter, the chosen digital filter clock period must be one-third or less than the maximum desired comparator response time.

The digital filter is enabled by setting the CFLTREN bit (CMxFLTR<3>). The CFDIV<2:0> bits (CMxFLTR<2:0>) select the clock divider ratio for the clock signal input to the digital filter block. The CFSEL<2:0> bits (CMxFLTR<6:4>) select the desired clock source for the digital filter. The digital filter is disabled (bypassed) following a system Reset.



26.4.4 Comparator Polarity Selection

To provide maximum flexibility, the output of the comparator may be inverted using the CPOL bit (CMxCON<13>). This is functionally identical to reversing the inverting and non-inverting inputs of the comparator for a particular mode.

The CPOL bit should be changed only when the comparator is disabled (CON = 0). Internal logic will prevent the generation of any corresponding triggers or interrupts when CON = 0. The logic allows both the CON and CPOL bits to be set with a single register write.

26.4.5 Event Polarity Selection

In addition to a programmable comparator output polarity, the Op amp/Comparator module also allows software selection for trigger/interrupt edge polarity through the EVPOL<1:0> bits in the corresponding CMxCON register. This feature allows independent control of the comparator output, as seen on any external pins, and the trigger/interrupt generation.

Note: The corresponding comparator must be enabled (CON = 1) for the specific trigger/interrupt generation to be enabled.

26.4.6 Comparator Reference Input Selection

The input to the non-inverting input of the comparator, also known as the reference input, can be selected by the value of the CREF bit (CMxCON<4>). For more information on the CREF bit, see Register 26-2.

26.4.7 Comparator Channel Selection

The input to the inverting input of the comparator, also known as the channel input, can be selected by the CCH<1:0> bits (CMxCON<1:0>). For more information on the CCH bits, see Register 26-2.

Note: Not all inputs are available for both the Op amp or Comparator modules. Refer to the **"Comparator"** or **"Op amp/Comparator"** chapter in the specific device data sheet for the available inputs.

26.4.8 Comparator Event Status Bit

The Comparator Event Status (CEVT) bit (CMxCON<9>) reflects whether or not the comparator has gone through the preconfigured event. After the bit is set, all future triggers and interrupts from the corresponding comparator will be blocked until the user-assigned application clears the CEVT bit. Clearing the CEVT bit begins rearming the trigger. Once the CEVT bit is cleared, it takes an extra CPU cycle for the comparator triggers to be fully rearmed.

26.4.9 Status Register

To provide an overview of all comparator results, the comparator output bits, CxOUT (CMxCON<8>) and event bits, CxEVT (CMxCON<9>) are replicated as status bits in the CMSTAT register.

These bits are read-only and can be altered only by manipulating the corresponding CMxCON register or the comparator input signals.

26.5 COMPARATOR INTERRUPTS

The Comparator Interrupt Flag (CMIF) bit (IFS1<2>) is set when the synchronized output value of any of the comparators change with respect to the last read value. The CxEVT bit in the CMSTAT register can be read by the user application to detect an event.

User-assigned software can read the CxEVT and CxOUT bits (CMxCON<9> and CMxCON<8>) to determine the change that occurred. Because it is possible to write a '1' to this register, a simulated interrupt can be software initiated. Both the CMIF and CxEVT bits must be reset by clearing them in software. These bits can be cleared in the Interrupt Service Routine (ISR). For more information, refer to **Section 6. "Interrupts"** (DS70600) in the *"dsPIC33E/PIC24E Family Reference Manual"*.

- **Note 1:** The comparison required for generating interrupts is based on the current comparator state and the last read value of the comparator outputs. Reading the CxOUT bits in the CMxCON register will update the values used for the interrupt generation.
 - 2: When configured as an Op amp (OPMODE = 1) the comparator interrupts are disabled.

26.5.1 Interrupt Operation During Sleep Mode

If a comparator is enabled and the dsPIC33E/PIC24E device is placed in Sleep mode, the comparator remains active. If the comparator interrupt is enabled in the Interrupt module, it remains functional. Under these conditions, a comparator interrupt event will wake-up the device from Sleep mode.

Each operational comparator consumes additional current. To minimize power consumption in Sleep mode, turn off the comparators before entering Sleep mode by disabling the CON bit (CMxCON<15>). If the device wakes up from Sleep mode, the contents of the CMxCON register are not affected. For more information on Sleep mode, refer to **Section 9. "Watchdog Timer and Power-Saving Modes"** (DS70615) in the *"dsPIC33E/PIC24E Family Reference Manual"*.

26.5.2 Interrupt Operation During Idle Mode

The comparator remains active in Idle mode. Comparator interrupt operation during Idle mode is controlled by the Comparator Idle Mode (CMIDL) bit (CMSTAT<15>). If CMIDL = 0, normal interrupt operation continues. If CMIDL = 1, the comparator continues to operate, but it does not generate interrupts.

For more information on Idle mode, refer to **Section 9. "Watchdog Timer and Power-Saving Modes**" (DS70615) in the *"dsPIC33E/PIC24E Family Reference Manual"*.


26.5.3 Effects of a Reset State

A device Reset forces the CMxCON register to its Reset state, causing the comparators to be turned off (CON = 0). However, the input pins multiplexed with analog input sources are configured as analog inputs by default on a device Reset. The I/O configuration for these pins is determined by the setting of the ADxPCFGL or ADxPCFGH register. Therefore, device current is minimized when analog inputs are present at Reset time.

26.5.4 Analog Input Connection Considerations

A simplified circuit for an analog input is illustrated in Figure 26-6. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have little leakage current.





26.6 OP AMP CONFIGURATION

Devices with the Op amp/Comparator module can be configured as op amps by setting the OPMODE (CMxCON<10>) bit. When set, this bit enables the output of the op amp on the OAxOUT pin for the external gain/filtering components to be added in the feedback path to either of the op amp inputs.

With the proper configuration of the ADC module, the op amps can be configured such that the ADC can directly sample the output of the op amp without the need to route the op amp output to a separate analog input pin. Refer to **Section 16. "Analog-to-Digital Converter (ADC)"** (DS70621) of the *"dsPIC33E/PIC24E Family Reference Manual"* for more information on configuring the ADC. Figure 26-7 describes this configuration, which is referred to as Configuration A.

RFEEDBACK WIN R1 CXIN1-CXIN1-CXIN1+ CXIN1+ CXIN1+ CXIN1+ CXIN1+ CXIN1+ CXIN1+ CXIN1-CXIN1+ CXIN1-CX

Figure 26-7: Op amp Configuration A

As shown in Figure 26-8, there is a second possible configuration for the op amps, which is referred to as Configuration B. In this configuration, the op amp is not connected internally to the ADC. Instead, the op amp output is routed to a separate analog input pin (ANx). On certain device families, this configuration provides an added benefit of increasing the performance of the op amps. Refer to the **"Comparator"** or **"Op amp/Comparator"** chapter in the specific device data sheet for performance information.

Figure 26-8: Op amp Configuration B





Figure 26-9 illustrates an example of a typical 3-phase motor control application taking advantage of the op amps. In this example, the op amps sample the current through the shunt resistors, with the output of the op amps connected directly to the ADC module representing Configuration A as previously described in Figure 26-7.

Figure 26-9: Op amp Application Usage Diagram



26.7 COMPARATOR VOLTAGE REFERENCE GENERATOR

The internal comparator voltage reference is derived from a 16-tap resistor ladder network that provides a selectable voltage level, as illustrated in Figure 26-10. This resistor network generates the internal voltage reference for the analog comparators. Figure 26-11 shows the block diagram for the op amp/comparator voltage reference.


This voltage generator network is managed by the Comparator Voltage Reference Control (CVRCON) register (see Register 26-6) through these control bits:

- CVREN Comparator Voltage Reference Enable bit (CVRCON<7>) This control bit enables the voltage reference circuit.
- CVROE Comparator Voltage Reference Output Enable bit (CVRCON<6>) This control bit enables the reference voltage to be placed on the CVREF pin. When enabled, this bit overrides the corresponding TRIS bit setting.
- VREFSEL Voltage Reference Select bit (CVRCON<10>)
 This control bit specifies whether the reference source is external (VREF+), or it is obtained from the 4-bit DAC output.
- CVRSS Comparator Voltage Reference Source Selection bit (CVRCON<4>) This control bit specifies that the source (CVRSS) for the voltage reference circuit is either the device voltage supply (AVDD and AVSS) or an external reference (VREF+ and VREF-).
- CVRR Comparator Voltage Reference Range Selection bit (CVRCON<5>) This control bit selects one of the two voltage ranges covered by the 16-tap resistor ladder network:
 - 0 CVRSRC to 0.67 CVRSRC
 - 0.25 CVRSRC to 0.75 CVRSRC

The range selected also determines the voltage increments available from the resistor ladder taps (see **26.7.1 "Configuring the Comparator Voltage Reference**").

 CVR<3:0> – Comparator Voltage Reference Value Selection bits (CVRCON<3:0>) These bits designate the resistor ladder tap position.

Table 26-1 lists the voltage at each tap for both ranges with CVRSRC = 3.3V.







Figure 26-11: Op amp/Comparator Voltage Reference Block Diagram



C)/D <2:0>	Voltage Reference				
CVR<3:0>	CVRR = 0	CVRR = 1			
0000	0.83V	0.00V			
0001	0.93V	0.14V			
0010	1.03V	0.28V			
0011	1.13V	0.41V			
0100	1.24V	0.55V			
0101	1.34V	0.69V			
0110	1.44V	0.83V			
0111	1.55V	0.96V			
1000	1.65V	1.10V			
1001	1.75V	1.24V			
1010	1.86V	1.38V			
1011	1.96V	1.51V			
1100	2.06V	1.65V			
1101	2.17V	1.79V			
1110	2.27V	1.93V			
1111	2.37V	2.06V			

 Table 26-1:
 Typical Voltage Reference with CVRSRC = 3.3V

26.7.1 Configuring the Comparator Voltage Reference

The voltage range selected by the CVRR bit (CVRCON<5>) determines the size of the steps selected by the CVR<3:0> bits (CVRCON<3:0>). One range (CVRR = 0) provides finer resolution by offering smaller voltage increments for each step. The equations used to calculate the comparator voltage reference are as follows:

 $\frac{\text{If } CVRR = 1:}{Voltage \ Reference} = ((CVR<3:0>)/24) \bullet (CVRSRC)$ $\frac{\text{If } CVRR = 0:}{Voltage \ Reference} = (CVRSRC/4) + ((CVR<3:0>)/32) \bullet (CVRSRC)$

26.7.2 Voltage Reference Accuracy/Error

The full voltage reference range cannot be realized because the transistors on the top and bottom of the resistor ladder network (Figure 26-10) keep the voltage reference from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the voltage reference output changes with fluctuations in the reference source. For reference voltage accuracy, refer to the "Electrical Characteristics" chapter of the specific device data sheet.

26.7.3 Operation During Sleep Mode

When the device wakes up from Sleep mode through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

26.7.4 Effects of a Reset

A device Reset has the following effects:

- Disables the voltage reference by clearing the CVREN bit (CVRCON<7>)
- Disconnects the reference from the CVREF pin by clearing the CVROE bit (CVRCON<6>)
- Selects the high-voltage range by clearing the CVRR bit (CVRCON<5>)
- Clears the CVR value bits (CVRCON<3:0>)


26

26.7.5 Connection Considerations

The voltage reference generator operates independently of the comparator. The output of the reference generator is connected to the CVREF pin if the CVROE bit (CVRCON<6>) is set. Enabling the voltage reference output onto the I/O when it is configured as a digital input will increase current consumption. Configuring the port associated with CVREF as a digital output, with CVRSS enabled, will also increase current consumption.

The CVREF output pin can be used as a simple Digital-to-Analog output with limited drive capability. Due to this limited current drive capability, a buffer may be needed on the voltage reference output for external connections to CVREF. Figure 26-12 illustrates a buffering technique example. Refer to the "**Comparator**" or "**Op amp/Comparator**" chapter in the specific device data sheet for the current drive capability.





26.8 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33E/PIC24E device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Op amp/Comparator module are:

Title

Application Note

Make a Delta-Sigma Converter Using a Microcontroller's Analog Comparator ModuleAN700A Comparator Based Slope ADCAN863

Note: Visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the dsPIC33E/PIC24E family of devices.

26.9 REVISION HISTORY

Revision A (November 2008)

This is the initial released version of this document.

Revision B (April 2010)

This version of the document includes the following updates:

- Replaced Figure 26-1: Comparator I/O Operating Modes
- Updated the CMxCON: Comparator Control Register (Register 26-2):
 - Changed the default POR values for the COE COUT and EVPOL<1:0> bits
 - Updated the selection encoding tables for the CREF and CCH<1:0> bits
 - Updated the CREF = 1 definition
 - Updated the CCH<1:0> = 11 definition
- Updated the CMxMSKSRC: Comparator Mask Source Select Control Register (Register 26-3):
 - Renamed the SELSRC_A, SELSRC_B, and SELSRC_C bits to SELSRCA, SELSRCB, and SELSRCC
 - Changed the bit value definitions for SELSRCA, SELSCRB, and SELSRCC
- Updated the CMxMSKCON: Comparator Mask Gating Control Register (Register 26-4):
 Removed the word inverted from the OCEN, OBEN, ACEN, and ABEN bit definitions
- Added Note 1, Note 2, and Note 3 and updated the CFSEL<2:0> bit definition in the CMx-FLTR: Comparator Filter Control Register (Register 26-5)
- Updated the bit value definitions for the VREFSEL and BGSEL<1:0> bits in the CVRCON: Comparator Voltage Reference Control Register (Register 26-6)

Revision C (July 2011)

This version of the document includes the following updates:

- Document has been updated to include both op amp/comparator features. Updates include:
 - Updated **26.1 "Introduction**" to include the description for the Op amp/Comparator module
 - Updated Figure 26-1
 - Added Figure 26-2 for op amp/comparator I/O operating modes
 - Updated bit 4 and bit 1-0 in Register 26-2 to include settings applicable for the Comparator as well as the Op amp module
 - Added paragraphs about op amp/comparator features in 26.3 "Comparator Operation"
 - Added "It is recommended to first configure the CMxCON register with all bits to the desired value, and then set the CON bit (CMxCON<15>).", which provides information on how the Comparator module can be operated as an op amp
 - Added 26.6 "Op amp Configuration"
- Added Figure 26-5
- Updated Register 26-1
- Minor updates in Register 26-3 through Register 26-6
- Updated the comparator register map (see Table 26-2)
- · Minor updates to formatting and text have been incorporated throughout the document

Revision D (December 2011)

This version of the document includes the following updates:

- Updated 26.1 "Introduction"
- Updated the following figures:
 - Figure 26-1
 - Figure 26-2
 - Figure 26-4
 - Figure 26-5
 - Figure 26-9
 - Figure 26-12
- Removed Figure 26-6
- Updated all registers (see Register 26-1 through Register 26-6)
- Removed the last two paragraph in 26.3 "Comparator Operation"
- Removed 26.4.2 "Comparator as an Op amp"
- · Removed 26.4.9 "Low-Power Selection"
- Removed the Comparator Configuration for Op amp/Comparator Module and Op amp Configuration for Op amp/Comparator Module diagrams (Figure 26-7 and Figure 26-8)
- Updated 26.4 "Comparator Configuration"
- Added Op amp Configuration A and Op amp Configuration B diagrams (see Figure 26-7 and Figure 26-8)
- Relocated 26.6 "Comparator Interrupts" to 26.5 "Comparator Interrupts"
- Removed the Op amp/Comparator Register Map (Table 26-2)

26

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2009

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-61341-862-8

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820